A reliability study in P-channel punchthrough for ASIC CMOS input/output buffer leakage

被引：0
|
作者：
Spory, Erick M. [1 ]
机构：
[1] Atmel Corp, Dept Failure Anal, Colorado Springs, CO 80906 USA
来源：
2007 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT | 2007年
关键词：
D O I：
10.1109/IRWS.2007.4469241
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Quite simply, does CMOS punchthrough leakage current present a reliability risk? Does this form of leakage accelerate any other failure mechanisms or alter device performance within the circuit? This paper empirically answers these questions while providing an academic understanding of the mechanism and why it dose not pose a reliability risk.
引用
收藏
页码：139 / 142
页数：4
相关论文
共 50 条
  • [1] RELIABILITY OF N-CHANNEL AND P-CHANNEL MOSTS IN CMOS INTEGRATED-CIRCUITS
    STOJADINOVIC, N
    DIMITRIJEV, S
    MIJALKOVIC, S
    ZIVIC, Z
    PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 1983, 76 (01): : 357 - 364
  • [2] A NEW HALF-MICROMETER P-CHANNEL MOSFET WITH EFFICIENT PUNCHTHROUGH STOPS
    ODANAKA, S
    FUKUMOTO, M
    FUSE, G
    SASAGO, M
    OHZONE, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (03) : 317 - 321
  • [3] OPTIMUM P-CHANNEL ISOLATION STRUCTURE FOR CMOS
    SUGINO, M
    AKERS, LA
    FORD, JM
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (12) : 1823 - 1829
  • [4] Gate Leakage and Reliability of GaN p-Channel FET With SiNx/GaON Staggered Gate Stack
    Zhang, Li
    Zheng, Zheyang
    Song, Wenjie
    Chen, Tao
    Feng, Sirui
    Chen, Junting
    Hua, Mengyuan
    Chen, Kevin J.
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (11) : 1822 - 1825
  • [5] Strained Quantum Wells for p-Channel InGaAs CMOS
    Nagaiah, Padmaja
    Tokranov, Vadim
    Yakimov, Michael
    Oktyabrsky, Serge
    PERFORMANCE AND RELIABILITY OF SEMICONDUCTOR DEVICES, 2009, 1108 : 231 - 236
  • [6] A NEW CMOS STRUCTURE WITH VERTICAL P-CHANNEL TRANSISTORS
    YEH, WC
    JAEGER, RC
    COOK, KB
    IEEE ELECTRON DEVICE LETTERS, 1983, 4 (06) : 196 - 198
  • [7] New p-channel MOSFET with large-tilt-angle implanted punchthrough stopper (LATIPS)
    Hori, Takashi
    Kurimoto, Kazumi
    Electron device letters, 1988, 9 (12): : 641 - 643
  • [8] A NEW P-CHANNEL MOSFET WITH LARGE-TILT-ANGLE IMPLANTED PUNCHTHROUGH STOPPER (LATIPS)
    HORI, T
    KURIMOTO, K
    IEEE ELECTRON DEVICE LETTERS, 1988, 9 (12) : 641 - 643
  • [9] CMOS 1/F NOISE - N-CHANNEL VERSUS P-CHANNEL
    MURRAY, DC
    CARTER, JC
    EVANS, AGR
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 1990, 51 (04): : 337 - 339
  • [10] Hot electron induced punchthrough voltage of p-channel SOI MOSFET's at room and elevated temperatures
    Yun, SRN
    Park, WS
    Lee, BH
    Park, JT
    MICROELECTRONICS RELIABILITY, 2003, 43 (9-11) : 1477 - 1482
12345