Sleep-Aware Variable Partitioning for Energy-Efficient Hybrid PRAM and DRAM Main Memory

被引:8
|
作者
Fu, Chenchen [1 ]
Zhao, Mengying [1 ]
Xue, Chun Jason [1 ]
Orailoglu, Alex [2 ]
机构
[1] City Univ Hong Kong, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China
[2] Univ Calif San Diego, Dept Comp Sci & Engn, San Diego, CA 92103 USA
关键词
D O I
10.1145/2627369.2627616
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Energy consumption of memories is always a significant issue for computing systems. Recently, hybrid PRAM and DRAM memory architectures have been proposed. It combines the advantages of DRAM and PRAM, such as low leakage power in PRAM and short write latency in DRAM. However, the leakage power in DRAM is still considerable in hybrid memories. The leakage power can only be reduced by turning DRAM into sleep state. In this paper, a novel proximity concept is proposed to guide the variable partitioning to maximize the possibility of turning DRAM into sleep mode. A novel Sleep-Aware Variable Partition Algorithm (SAVPA) is then proposed with the objective of maximizing the sleep time of DRAM while satisfying the performance and endurance constraints. The experiment results show that SAVPA reduces the energy consumption by 11.25% in average (up to 15.84%) compared to the state-of-art work with simple sleep technique.
引用
收藏
页码:75 / 80
页数:6
相关论文
共 50 条
  • [1] Power-Aware Variable Partitioning for DSPs with Hybrid PRAM and DRAM Main Memory
    Liu, Tiantian
    Zhao, Yingchao
    Xue, Chun Jason
    Li, Minming
    [J]. PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 405 - 410
  • [2] Power-Aware Variable Partitioning for DSPs With Hybrid PRAM and DRAM Main Memory
    Liu, Tiantian
    Zhao, Yingchao
    Xue, Chun Jason
    Li, Minming
    [J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2013, 61 (14) : 3509 - 3520
  • [3] Energy-Efficient Hybrid DRAM/NVM Main Memory
    Hassan, Ahmad
    Vandierendonck, Hans
    Nikolopoulos, Dimitrios S.
    [J]. 2015 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION (PACT), 2015, : 492 - 493
  • [4] PDRAM: A Hybrid PRAM and DRAM Main Memory System
    Dhiman, Gaurav
    Ayoub, Raid
    Rosing, Tajana
    [J]. DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 664 - 669
  • [5] TriBHMM: An Energy-Efficient and Latency-Aware Hybrid Main Memory
    Zhang, Hong
    Wang, Xiaojun
    [J]. 2019 IEEE INTL CONF ON PARALLEL & DISTRIBUTED PROCESSING WITH APPLICATIONS, BIG DATA & CLOUD COMPUTING, SUSTAINABLE COMPUTING & COMMUNICATIONS, SOCIAL COMPUTING & NETWORKING (ISPA/BDCLOUD/SOCIALCOM/SUSTAINCOM 2019), 2019, : 1451 - 1456
  • [6] Power Management of Hybrid DRAM/PRAM-Based Main Memory
    Park, Hyunsun
    Yoo, Sungjoo
    Lee, Sunggu
    [J]. PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 59 - 64
  • [7] A Lifetime Aware Buffer Assignment Method for Streaming Applications on DRAM/PRAM Hybrid Memory
    Lee, Daeyoung
    Oh, Hyunok
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 12
  • [8] An Energy- and Performance-Aware DRAM Cache Architecture for Hybrid DRAM/PCM Main Memory Systems
    Lee, Hyung Gyu
    Baek, Seungcheol
    Nicopoulos, Chrysostomos
    Kim, Jongman
    [J]. 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2011, : 381 - 387
  • [9] DH-LRU: Dynamic Hybrid LRU Caching Scheme for PRAM/DRAM Hybrid Main Memory
    Ren, Yongjian
    Xie, Hongtianchen
    Jia, Gangyong
    Zhang, Jilin
    Yin, Yuyu
    Wan, Jian
    [J]. INTERNATIONAL JOURNAL OF GRID AND DISTRIBUTED COMPUTING, 2016, 9 (11): : 81 - 94
  • [10] NEMO: An Energy-Efficient Hybrid Main Memory System for Mobile Devices
    Pourshirazi, Bahareh
    Zhu, Zhichun
    [J]. MEMSYS 2017: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, 2017, : 351 - 362