共 50 条
- [34] Design Methodology for Low-Power Embedded Microprocessors [J]. 2013 23RD INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2013, : 259 - +
- [35] A low-power cache system for embedded processors [J]. PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 316 - 319
- [36] Challenges for low-power embedded SOC's [J]. 2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 75 - 78
- [37] Simulation in low-power embedded processor design [J]. SIMULATION IN INDUSTRY: 9TH EUROPEAN SIMULATION SYMPOSIUM 1997, 1997, : 557 - 561
- [38] A low-power embedded SRAM for wireless applications [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (07) : 1607 - 1617
- [39] Low-power consumption architecture for embedded processor [J]. 1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 77 - 80
- [40] THE SMART CHOICE FOR LOW-POWER EMBEDDED COMPUTING [J]. ELECTRONICS WORLD, 2014, 120 (1942): : 30 - 32