Efficient Augmented Reality on Low-Power Embedded Systems

被引:0
|
作者
Longobardi, Alessandro [1 ]
Tecchia, Franco [1 ]
Carrozzino, Marcello [1 ]
Bergamasco, Massimo [1 ]
机构
[1] Mech Intelligence Inst, Scuola Super SantAnna, I-56127 Pisa, Italy
关键词
Augmented reality; Low-power; GPU; Embedded system; Wearable system;
D O I
10.1007/978-3-030-87595-4_17
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper we propose a development technique for low-power devices with limited computing capacity to obtain efficient, high-performance and non-CPU-invasive Augmented Reality (AR) applications. The paper will discuss how to exploit both the available hardware and software resources. Many boards on the market are equipped with CPUs with low computing power together with GPUs for 2D/3D graphics and multimedia. The paper analyses the strengths of these architectures and how to exploit them. The Operating System (O.S.) also provides features that allow greater control over the system (e.g., avoid wasting resources) and its performance. The techniques proposed are then used, as an example, in the development of an AR application for remote assistance.
引用
收藏
页码:227 / 244
页数:18
相关论文
共 50 条
  • [31] Avalanche: An environment for design space exploration and optimization of low-power embedded systems
    Henkel, J
    Li, YB
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (04) : 454 - 468
  • [32] Heterogeneously tagged caches for low-power embedded systems with virtual memory support
    Zhou, Xiangrong
    Petrov, Peter
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2008, 13 (02)
  • [33] Dynamic tag reduction for low-power caches in embedded systems with virtual memory
    Petrov, Peter
    Orailoglu, Alex
    [J]. INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2007, 35 (02) : 157 - 177
  • [34] Design Methodology for Low-Power Embedded Microprocessors
    Manuzzato, Andrea
    Campi, Fabio
    Liberali, Valentino
    Pandini, Davide
    [J]. 2013 23RD INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2013, : 259 - +
  • [35] A low-power cache system for embedded processors
    Park, GH
    Lee, KW
    Lee, JS
    Han, TD
    Kim, SD
    [J]. PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 316 - 319
  • [36] Challenges for low-power embedded SOC's
    Hattori, Toshihiro
    [J]. 2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 75 - 78
  • [37] Simulation in low-power embedded processor design
    Yoshida, Y
    Onoye, T
    Shirakawa, I
    Kubo, N
    [J]. SIMULATION IN INDUSTRY: 9TH EUROPEAN SIMULATION SYMPOSIUM 1997, 1997, : 557 - 561
  • [38] A low-power embedded SRAM for wireless applications
    Cosemans, Stefan
    Dehaene, Wim
    Catthoor, Francky
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (07) : 1607 - 1617
  • [39] Low-power consumption architecture for embedded processor
    Yoshida, Y
    Song, BY
    Okuhata, H
    Onoye, T
    Shirakawa, I
    [J]. 1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 77 - 80
  • [40] THE SMART CHOICE FOR LOW-POWER EMBEDDED COMPUTING
    [J]. ELECTRONICS WORLD, 2014, 120 (1942): : 30 - 32