共 50 条
- [1] High Resolution Time-to-digital Converter for PET Imaging [J]. PROCEEDINGS OF 2020 INTERNATIONAL CONFERENCE ON INNOVATIVE TRENDS IN COMMUNICATION AND COMPUTER ENGINEERING (ITCE), 2020, : 295 - 298
- [3] A High-Resolution Time-to-Digital Converter Based on Parallel Delay Elements [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012,
- [4] A high resolution Time-to-Digital Converter (TDC) based on self-calibrated Digital-to-Time Converter (DTC) [J]. 2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 675 - 678
- [5] Design of a High-Resolution Time-to-Digital Converter Chip [J]. 2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 921 - 923
- [6] FPGA implementation of a high-resolution time-to-digital converter [J]. 2007 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-11, 2007, : 504 - 507
- [8] A high resolution digital CMOS time-to-digital converter based on nested delay locked loops [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 537 - 540
- [9] A Fast-Locking Digital DLL with a High Resolution Time-to-Digital Converter [J]. 2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,