Fault injection into SRAM-based FPGAs for the analysis of SEU effects

被引:19
|
作者
Asadi, G [1 ]
Miremadi, SG [1 ]
Zarandi, HR [1 ]
Ejlali, A [1 ]
机构
[1] Sharif Univ Technol, Dept Comp Engn, Tehran, Iran
关键词
D O I
10.1109/FPT.2003.1275794
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
SRAM-based FPGAs are currently utilized in applications such as industrial and space applications where high availability and reliability and low cost are important constraints. The technology of such devices is sensible to Single Event Upsets (SEUs) that may be originated mainly from heavy ion radiation. This paper presents a fault injection method that is based on emulated SEU on the configuration bitstream file of commercial SRAM-based FPGA devices to study the error propagation in these devices. To demonstrate the method, an Altera FPGA, i.e. the Flex10K200, and the ITC'99 benchmark circuits are used. A fault injection tool is developed to inject emulated SEU faults into the circuits. The results show that between 33 to 45 percent of the SEUs injected to the FPGA device have propagated to the output terminals of the device.
引用
收藏
页码:428 / 430
页数:3
相关论文
共 50 条
  • [1] Analyzing SEU effects in SRAM-based FPGAs
    Violante, M
    Ceschia, M
    Reorda, MS
    Paccagnella, A
    Bernardi, P
    Rebaudengo, M
    Bortolato, D
    Bellato, M
    Zambolin, P
    Candelori, A
    [J]. 9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2003, : 119 - 123
  • [2] Static and dynamic analysis of SEU effects in SRAM-based FPGAs
    Sterpone, L.
    Violante, M.
    di Torino, Politecnico
    [J]. ETS 2007: 12TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2007, : 159 - +
  • [3] Simulation-based analysis of SEU effects in SRAM-based FPGAs
    Violante, M
    Sterpone, L
    Ceschia, M
    Bortolato, D
    Bernardi, P
    Reorda, MS
    Paccagnella, A
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (06) : 3354 - 3359
  • [4] Simulation-based analysis of SEU effects on SRAM-based FPGAs
    Rebaudengo, M
    Reorda, MS
    Violante, M
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 607 - 615
  • [5] Efficient estimation of SEU effects in SRAM-based FPGAs
    Reorda, MS
    Sterpone, L
    Violante, M
    [J]. 11TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, 2005, : 54 - 59
  • [6] A fault injection tool for SRAM-based FPGAs
    Alderighi, M
    D'Angelo, S
    Mancini, M
    Sechi, GR
    [J]. 9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2003, : 129 - 133
  • [7] An analysis based on fault injection of hardening techniques for SRAM-based FPGAs
    Sterpone, L.
    Violante, M.
    Rezgui, S.
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (04) : 2054 - 2059
  • [8] A new partial reconfiguration-based fault-injection system to evaluate SEU effects in SRAM-Based FPGAs
    Sterpone, L.
    Violante, M.
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2007, 54 (04) : 965 - 970
  • [9] On the evaluation of SEU sensitiveness in SRAM-based FPGAs
    Bernardi, P
    Reorda, MS
    Sterpone, L
    Violante, M
    [J]. 10TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2004, : 115 - 120
  • [10] Towards an efficient SEU effects emulation on SRAM-based FPGAs
    Souari, Anis
    Thibeault, Claude
    Blaquiere, Yves
    Velazco, Raoul
    [J]. MICROELECTRONICS RELIABILITY, 2016, 66 : 173 - 182