Controlling the amount of Si-OH bonds for the formation of high-quality low-temperature gate oxides for poly-Si TFTS

被引:4
|
作者
Yuda, K [1 ]
Tanabe, H [1 ]
Sera, K [1 ]
Okumura, F [1 ]
机构
[1] NEC Corp Ltd, Funct Devices Res Labs, Miyamae Ku, Kawasaki, Kanagawa 2168555, Japan
来源
FLAT-PANEL DISPLAY MATERIALS-1998 | 1998年 / 508卷
关键词
D O I
10.1557/PROC-508-167
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Lowering process temperatures for polysilicon thin-film-transistors (TFTs) has given rise to new worries about the quality of TFT gate oxides. Specifically, presence of large amounts of Si-OH bonds in gate oxides has become a matter of concern. We discuss methods for suppressing the formation of SI-OH bonds during chemical vapor deposition (CVD) of low-temperature processed (LTP) gate oxides. The use of remote-plasma CVD and control of the reaction between the silicon source gas and the oxygen source gas are both shown to be effective. We also show that decreased amounts of SI-OH bonds in LTP-CVD gate oxides result in desirable decreases in fixed oxide charge densities.
引用
收藏
页码:167 / 172
页数:6
相关论文
共 50 条
  • [41] Study of HfO2 high-k gate oxide for low-temperature poly-Si TFT
    Jung, JS
    Kwon, JY
    Xianyu, W
    Noguchi, T
    Jeong, SH
    Jeong, SW
    Roh, Y
    Noguchi, T
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2006, 48 : S32 - S34
  • [42] High-performance low-temperature poly-Si TFTs crystallized by excimer laser irradiation with recessed-channel structure
    Lin, CW
    Cheng, LJ
    Lu, YL
    Lee, YS
    Cheng, HC
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (06) : 269 - 271
  • [43] Effect of PECVD Gate SiO2 Thickness on the Poly-Si/SiO2 Interface in Low-Temperature Polycrystalline Silicon TFTs
    Park, Jungmin
    Choi, Pyungho
    Kim, Soonkon
    Jeon, Bohyeon
    Lee, Jongyoon
    Choi, Byoungdeog
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2021, 16 (02) : 1027 - 1033
  • [44] Effect of PECVD Gate SiO2 Thickness on the Poly-Si/SiO2 Interface in Low-Temperature Polycrystalline Silicon TFTs
    Jungmin Park
    Pyungho Choi
    Soonkon Kim
    Bohyeon Jeon
    Jongyoon Lee
    Byoungdeog Choi
    Journal of Electrical Engineering & Technology, 2021, 16 : 1027 - 1033
  • [45] Novel Si/SiN precursor structure for high-quality poly-Si TFT fabrication
    Serikawa, Tadashi
    IDW '07: PROCEEDINGS OF THE 14TH INTERNATIONAL DISPLAY WORKSHOPS, VOLS 1-3, 2007, : 2001 - 2002
  • [46] INSITU CHEMICALLY CLEANING POLY-SI GROWTH AT LOW-TEMPERATURE
    NAGAHARA, T
    FUJIMOTO, K
    KOHNO, N
    KASHIWAGI, Y
    KAKINOKI, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1992, 31 (12B): : 4555 - 4558
  • [47] Comparison of static and dynamic characteristics of low temperature Poly-Si and single grain TFTs
    Migliorato, P.
    Yan, F.
    Mo, Y.
    Ishihara, R.
    IDMC 05: PROCEEDINGS OF THE INTERNATIONAL DISPLAY MANUFACTURING CONFERENCE 2005, 2005, : 49 - 51
  • [48] RADIATION-INDUCED INTERFACE STATES OF POLY-SI GATE MOS CAPACITORS USING LOW-TEMPERATURE GATE OXIDATION
    NARUKE, K
    YOSHIDA, M
    MAEGUCHI, K
    TANGO, H
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1983, 30 (06) : 4054 - 4058
  • [49] Low-Voltage Poly-Si TFTs with Solution-Processed Aluminum Oxide Gate Dielectric
    Kang, In
    Avis, Christophe
    Kang, Dong Han
    Jang, Jin
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2011, 14 (08) : J51 - J54
  • [50] A novel two-step annealing technique for the fabrication of high performance low temperature poly-Si TFTs
    Fan, CL
    Chen, MC
    Chang, Y
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2003, 150 (08) : H178 - H181