Automatic timing model generation by CFG partitioning and model checking

被引:18
|
作者
Wenzel, I [1 ]
Rieder, B [1 ]
Kirner, R [1 ]
Puschner, P [1 ]
机构
[1] Vienna Univ Technol, Inst Tech Informat, A-1040 Vienna, Austria
关键词
D O I
10.1109/DATE.2005.76
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we present a new measurement- based, worst-case execution time (WCET) analysis method. Exhaustive end-to-end measurements are computationally intractable in most cases. Therefore, we propose to measure execution times of subparts of the application. We use heuristic methods and model checking to generate test data, forcing the execution of selected paths to perform. runtime measurements. The measured times are used to calculate the WCET in a final computation step. As we operate on source code level our approach is platform independent except for the run time measurements performed on the target host. We show the feasibility of the required steps and explain our approach by means of a case study.
引用
收藏
页码:606 / 611
页数:6
相关论文
共 50 条
  • [1] On partitioning and symbolic model checking
    Iyer, S
    Sahoo, D
    Emerson, EA
    Jain, J
    FM 2005: FORMAL METHODS, PROCEEDINGS, 2005, 3582 : 497 - 511
  • [2] On partitioning and symbolic model checking
    Iyer, S
    Sahoo, D
    Emerson, EA
    Jain, J
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 25 (05) : 780 - 788
  • [3] Automatic Generation of Model Checking Scripts based on Environment Modeling
    Yatake, Kenro
    Aoki, Toshiaki
    Computer Software, 2012, 29 (03) : 121 - 142
  • [4] Automatic Generation of Model Checking Scripts Based on Environment Modeling
    Yatake, Kenro
    Aoki, Toshiaki
    MODEL CHECKING SOFTWARE, 2010, 6349 : 58 - 75
  • [5] Automatic generation of optimal controllers through model checking techniques
    Della Penna, Giuseppe
    Magazzeni, Daniele
    Tofani, Alberto
    Intrigila, Benedetto
    Melatti, Igor
    Tronci, Enrico
    ICINCO 2006: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON INFORMATICS IN CONTROL, AUTOMATION AND ROBOTICS: INTELLIGENT CONTROL SYSTEMS AND OPTIMIZATION, 2006, : 26 - +
  • [6] Model checking synchronous timing diagrams
    Amla, N
    Emerson, EA
    Kurshan, RP
    Namjoshi, KS
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2000, 1954 : 283 - 298
  • [7] Automatic Test Case Generation by means of Model-Checking for Control Programs
    Kormann, B.
    Witsch, D.
    Vogel-Heuser, B.
    AUTOMATION 2010, 2010, : 473 - 476
  • [8] Automatic generation of model checking properties and constraints from production based specification
    Jahanpour, MS
    Mohamed, OA
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2004, : 435 - 438
  • [9] Automatic functional test program generation for pipelined processors using model checking
    Mishra, P
    Dutt, N
    SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 99 - 103
  • [10] Automatic Test Cases Generation for C Written Programs Using Model Checking
    Gonzalez Lima, Daniset
    Gonzalez Torres, Raul E.
    Mejia Alvarez, Pedro
    2021 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND COMPUTATIONAL INTELLIGENCE (CSCI 2021), 2021, : 1944 - 1950