Design & Implementation of FIR Filters using On-Board ADC-DAC & FPGA

被引：0

作者：

Pujari, Sashank Shekhar ^{[1
]}

Muduli, Prangya Paramita ^{[1
]}

Panda, Amruta ^{[1
]}

Badhai, Rashmita ^{[1
]}

Nayak, Sofia ^{[1
]}

Sahoo, Yougajyoty ^{[1
]}

机构：

[1] Sambalpur Univ, Inst Informat Technol, PG Dept Embedded Syst Design, Jyoti Vihar, Burla, India

来源：

2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES) | 2014年

关键词：

fpga; adc; dac; fir; lpf; hpf; bpf; bsf; altera cyclone-ii; dsp;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Electronics industry is very prodigiously moving towards digital platform, but the world is analog in nature, so when any analog signal needs to be processed in digital platform it should be converted to digital with the help of analog to digital converter. After processing through digital platform by the help of DAC it will be again converted to analog format. Here the digital platform is ALTERA CYCLONE-II FPGA. FIR filters are used in every aspect of present-day technology because filtering is one of the basic tools of information acquisition and manipulation. Different types of digital FIR filters are implemented on external signal by using VERILOG HDL language over FPGA. Further model based design approach using MATLAB and Simulink is taken into account for optimized designing and resource computation.

引用

页数：6

共 50 条

[31] Design of FIR filters for low implementation complexity
Çiloglu, T
[J]. ELECTRONICS LETTERS, 1999, 35 (07) : 529 - 530
[32] FPGA-Based Implementation of Ship Detection for Satellite On-Board Processing
Xu, Ming
Chen, Liang
Shi, Hao
Yang, Zhu
Li, Jiahao
Long, Teng
[J]. IEEE JOURNAL OF SELECTED TOPICS IN APPLIED EARTH OBSERVATIONS AND REMOTE SENSING, 2022, 15 : 9733 - 9745
[33] Design and implementation of a FPGA sigma-delta Power DAC
Magrath, AJ
Clark, IG
Sandler, MB
[J]. SIPS 97 - 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 1997, : 511 - 521
[34] FPGA Implementation of Reconfigurable Architecture for Half-band FIR Filters
Goswami, Avi
Agarwal, Meenakshi
Rawat, Tarun Kumar
Singh, Kunwar
[J]. PROCEEDINGS OF 4TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMPUTING AND CONTROL (ISPCC 2K17), 2017, : 592 - 596
[35] Performance characteristics of parallel and pipelined implementation of FIR filters in FPGA platform
Deepak, G.
Meher, P. K.
Sluzek, A.
[J]. ISSCS 2007: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2007, : 245 - +
[36] FPGA On-Board Computer design based on Hierarchical Fault tolerance
Xing, Lei
Sun, Zhaowei
Xu, Guodong
[J]. 2008 2ND INTERNATIONAL SYMPOSIUM ON SYSTEMS AND CONTROL IN AEROSPACE AND ASTRONAUTICS, VOLS 1 AND 2, 2008, : 1212 - 1216
[37] Design of BPSK Transmitter Using FPGA with DAC
Chye, Y. H.
Ain, M. F.
Zawawi, Norzihan M.
[J]. 2009 IEEE 9TH MALAYSIA INTERNATIONAL CONFERENCE ON COMMUNICATIONS (MICC), 2009, : 451 - 456
[38] Design and FPGA implementation of high-speed square-root-raised-cosine FIR filters
Zhang, WL
Pan, CY
Guo, XB
Yang, ZX
[J]. PROCEEDINGS OF THE 2002 IEEE 10TH DIGITAL SIGNAL PROCESSING WORKSHOP & 2ND SIGNAL PROCESSING EDUCATION WORKSHOP, 2002, : 232 - 235
[39] A Novel Design and FPGA Implementation of Filters Adapted Using LMS Variants
Sakshi
Kumar, Ravi
[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (08)
[40] Design and Implementation of FIR Lattice Filter using Floating Point Arithmetic In FPGA
Bharade, Prasad
Joshi, Yashwant
Manthalkar, Ratuchandra
[J]. 2015 IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING (ICIP), 2015, : 598 - 603

← 1 2 3 4 5 →