共 50 条
- [21] Emitter-coupled spin-transistor logic [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2014, 74 (06) : 2461 - 2469
- [22] Tempering Multichannel Photon Emission from Emitter-Coupled Holographic Metasurfaces [J]. ACS PHOTONICS, 2024, 11 (04): : 1584 - 1591
- [23] PHASE NOISE IN EMITTER-COUPLED LOGIC FREQUENCY DIVIDES [J]. RADIOTEKHNIKA I ELEKTRONIKA, 1992, 37 (08): : 1462 - 1466
- [24] Optimization of manufacturing of emitter-coupled logic to decrease surface of chip [J]. INTERNATIONAL JOURNAL OF MODERN PHYSICS B, 2015, 29 (05):
- [26] MINIMIZATION TECHNIQUE FOR SERIES-GATED EMITTER-COUPLED LOGIC [J]. IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1989, 136 (03): : 105 - 113
- [28] MODELING AND ANALYSIS OF BRIDGING FAULTS IN EMITTER-COUPLED LOGIC (ECL) CIRCUITS [J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1993, 140 (04): : 220 - 226