SMT-Based Variability Analyses in FeatureIDE

被引:17
|
作者
Sprey, Joshua [1 ]
Sundermann, Chico [1 ]
Krieter, Sebastian [2 ,3 ]
Nieke, Michael [1 ]
Mauro, Jacopo [4 ]
Thiim, Thomas [5 ]
Schaefer, Ina [1 ]
机构
[1] TU Braunschweig, Braunschweig, Germany
[2] Otto Guericke Univ, Magdeburg, Germany
[3] Harz Univ Appl Sci, Wernigerode, Germany
[4] Univ Southern Denmark, Odense, Denmark
[5] Univ Ulm, Ulm, Germany
关键词
variability analysis; feature models; smt; smt analysis; sat; sat analysis; sat vs smt; feature model analysis; configuration analysis; preprocessor analysis; attribute optimization; feature attributes; AUTOMATED-ANALYSIS; FEATURE MODELS; FRAMEWORK;
D O I
10.1145/3377024.3377036
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Handling configurable systems with thousands of configuration options is a challenging problem in research and industry. One of the most common approaches to manage the configuration options of large systems is variability modelling. The verification and configuration process of large variability models is manually infeasible. Hence, they are usually assisted by automated analyses based on solving satisfiability problems (SAT). Recent advances in satisfiability modulo theories (SMT) could prove SMT solvers as a viable alternative to SAT solvers. However, SMT solvers are typically not utilized for variability analyses. A comparison for SAT and SMT could help to estimate SMT solvers potential for the automated analysis. We integrated two SMT solvers into FeatureIDE and compared them against a SAT solver on analyses for feature models, configurations, and realization artifacts. We give an overview of all variability analyses in FeatureIDE and present the results of our empirical evaluation for over 122 systems. We observed that SMT solvers are generally faster in generating explanations of unsatisfiable requests. However, the evaluated SAT solver outperformed SMT solvers for other analyses.
引用
收藏
页数:9
相关论文
共 50 条
  • [31] SMT-Based Encoding of Argumentation Dialogue Games
    Kacprzak, Magdalena
    Sawicka, Anna
    Zbrzezny, Andrzej
    ARTIFICIAL INTELLIGENCE AND SOFT COMPUTING, ICAISC 2019, PT II, 2019, 11509 : 564 - 574
  • [32] A Unifying View on SMT-Based Software Verification
    Dirk Beyer
    Matthias Dangl
    Philipp Wendler
    Journal of Automated Reasoning, 2018, 60 : 299 - 335
  • [33] Evaluation of Cardinality Constraints on SMT-based Debugging
    Suelflow, Andre
    Wille, Robert
    Fey, Goerschwin
    Drechsler, Rolf
    ISMVL: 2009 39TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2009, : 298 - 303
  • [34] A Unifying View on SMT-Based Software Verification
    Beyer, Dirk
    Dangl, Matthias
    Wendler, Philipp
    JOURNAL OF AUTOMATED REASONING, 2018, 60 (03) : 299 - 335
  • [35] SMT-Based Unbounded Model Checking for ATL
    Kanski, Michal
    Niewiadomski, Artur
    Kacprzak, Magdalena
    Penczek, Wojciech
    Nabialek, Wojciech
    VERIFICATION AND EVALUATION OF COMPUTER AND COMMUNICATION SYSTEMS (VECOS 2021), 2022, 13187 : 43 - 58
  • [36] SMT-Based Control and Feedback for Social Navigation
    Campos, Thais
    Pacheck, Adam
    Hoffman, Guy
    Kress-Gazit, Hadas
    2019 INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION (ICRA), 2019, : 5005 - 5011
  • [37] SMT-Based Modeling and Verification of Cloud Applications
    Zhang, Xiyue
    Sun, Meng
    SERVICES - SERVICES 2019, 2019, 11517 : 1 - 15
  • [38] SMT-Based Automatic Proof of ASM Model Refinement
    Arcaini, Paolo
    Gargantini, Angelo
    Riccobene, Elvinia
    SOFTWARE ENGINEERING AND FORMAL METHODS: 14TH INTERNATIONAL CONFERENCE, SEFM 2016, 2016, 9763 : 253 - 269
  • [39] Efficient SMT-based ATPG for Interconnect Open Defects
    Erb, Dominik
    Scheibler, Karsten
    Sauer, Matthias
    Becker, Bernd
    2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [40] SMT-based Synthesis of TTEthernet Schedules: a Performance Study
    Pozo, Francisco
    Rodriguez-Navas, Guillermo
    Hansson, Hans
    Steiner, Wilfried
    2015 10TH IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS (SIES), 2015, : 162 - 165