The impact of plasma charging damage on the RF performances of deep-submicron silicon MOSFET

被引：0
|
作者：
Pantisano, L [1 ]
Cheung, KP [1 ]
Smith, P [1 ]
Chen, CY [1 ]
Hwang, D [1 ]
Fiorillo, S [1 ]
Keller, R [1 ]
Paccagnella, A [1 ]
机构：
[1] Agere Syst, Murray Hill, NJ 07974 USA
来源：
2001 6TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE | 2001年
关键词：
D O I：
10.1109/PPID.2001.929978
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：56 / 59
页数：4
相关论文
共 50 条
  • [31] BSIMPD: A partial-depletion SOI MOSFET model for deep-submicron CMOS designs
    Su, P
    Fung, SKH
    Tang, S
    Assaderaghi, F
    Hu, CM
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 197 - 200
  • [32] A new threshold voltage model for deep-submicron MOSFET's with nonuniform substrate dopings
    Zhang, WL
    Yang, ZL
    1997 IEEE HONG KONG ELECTRON DEVICES MEETING, PROCEEDINGS, 1997, : 39 - 41
  • [33] A technology-based compact model for predictive deep-submicron MOSFET modeling and characterization
    Zhou, X
    Ben Chiah, S
    Lim, KY
    NANOTECH 2003, VOL 2, 2003, : 266 - 269
  • [34] A predictive semi-analytical threshold voltage model for deep-submicron MOSFET's
    Lim, KY
    Zhou, X
    Lim, D
    Zu, Y
    Ho, HM
    Loiko, K
    Lau, CK
    Tse, MS
    Choo, SC
    1998 IEEE HONG KONG ELECTRON DEVICES MEETING, PROCEEDINGS, 1998, : 114 - 117
  • [35] A novel hetero-material gate (HMG) MOSFET for deep-submicron ULSI technology
    Zhou, X
    Long, W
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (12) : 2546 - 2548
  • [36] Characterization of inversion layer carrier profile in deep-submicron p-MOSFET's
    Yu, B
    Imai, K
    Hu, CM
    55TH ANNUAL DEVICE RESEARCH CONFERENCE, DIGEST - 1997, 1997, : 22 - 23
  • [37] Modeling and characterization of deep-submicron MOSFET with short-channel effect based on BSIMTM
    Zhao, Yang
    Parke, Stephen
    Burke, Franklyn
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2004, 32 (05): : 841 - 844
  • [38] New RF extrinsic resistances extraction procedure for deep-submicron MOS transistors
    Tinoco, J. C.
    Raskin, J. -P.
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2010, 23 (02) : 107 - 126
  • [39] The impact of postbreakdown gate leakage on MOSFET RF performances
    Pantisano, L
    Cheung, KP
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (12) : 585 - 587
  • [40] ELECTRON-CYCLOTRON-RESONANCE PLASMA-ETCHING OF SILICON DIOXIDE FOR DEEP-SUBMICRON ULTRALARGE SCALE INTEGRATIONS
    NOJIRI, K
    IGUCHI, E
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1995, 13 (04): : 1451 - 1455
12345