High order 1-bit sigma delta ADC for multistandard GSM/UMTS radio receiver

被引：0
|
作者：
Rebai, C [1 ]
Ghazel, A [1 ]
Farhat, F [1 ]
机构：
[1] Ecole Super Commun, MEDIATROM Lab, SUP COM, Tunis, Tunisia
来源：
16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS | 2004年
关键词：
multi-standard radio; GSM; /UMTS; 1-bit Sigma Delta ADC; interpolative structure;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper deals with specification and design methodology of Analog to Digital Converter (ADC) stage for high dynamic range wide band Multi-standard Radio receiver. To respect high resolution requirements a Sigma Delta (YEA) modulator based ADC is proposed. A High dynamic range low complexity 1-bit Sigma Delta modulator is designed to guarantee high linearity for GSM/UMTS signals. Hence, a novel stable 3(rd) order 1-bit low-pass Sigma Delta modulator is defined. Simulation results show more than 90 dB dynamic ranges for GSM and 60 dB for UNITS.
引用
收藏
页码：128 / 131
页数：4
相关论文
共 50 条
  • [31] Robust Control of Autonomous Underwater Vehicles Using Delta-Sigma-Based 1-bit Controllers
    Wanigasekara, Chathura
    Torres, Frank Sill
    Swain, Akshya
    IEEE ACCESS, 2023, 11 : 122821 - 122832
  • [32] A Novel Read-Out Electronics Design Based on 1-Bit Sigma-Delta Modulation
    Zhao, Zhixiang
    Huang, Qiu
    Gong, Zheng
    Su, Zhihong
    Moses, William W.
    Xu, Jianfeng
    Peng, Qiyu
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2017, 64 (02) : 820 - 828
  • [33] Reduced complexity 1-bit high-order digital delta-sigma modulator for low-voltage fractional-N frequency synthesis applications
    Bornoosh, B
    Afzali-Kusha, A
    Dehghani, R
    Mehrara, M
    Atarodi, SM
    Nourani, M
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2005, 152 (05): : 471 - 477
  • [34] Optimized Decimation Filter Architecture for 5th Order ΣΔ Converter in GSM/UMTS/Wi-max Radio Receiver
    Jebalia, Maha
    Rebai, Chiheb
    Le Gal, Bertrand
    Dallet, Dominique
    SCS: 2008 2ND INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS, 2008, : 374 - +
  • [35] A fourth order continuous-time complex sigma-delta ADC for low-IF GSM and EDGE receivers
    Esfahani, F
    Basedau, P
    Ryter, R
    Becker, R
    2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2003, : 75 - 78
  • [36] ADAPTIVE 2ND-ORDER DELTA-MODULATION SYSTEM WITH 1-BIT MEMORY
    CHILDS, I
    ELECTRONICS LETTERS, 1971, 7 (11) : 295 - &
  • [37] Realization of 1-bit IIR filter based on delta-sigma modulation under consideration of hardware implementation
    Murahashi, Y
    Doki, S
    Okuma, S
    IECON 2005: THIRTY-FIRST ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-3, 2005, : 89 - 94
  • [38] Statistics of the quantization noise in 1-bit dithered single-quantizer digital delta-sigma modulators
    Pamarti, Sudhakar
    Welz, Jared
    Galton, Ian
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (03) : 492 - 503
  • [39] 1-Bit Digital Tuning of Continuous-Time Filter by the Use of Unstable Sigma-Delta Modulation
    Kuang, Wensheng V.
    Wight, Jim
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 41 - +
  • [40] Self-Interference Mitigation using 1-Bit Bandpass Delta-Sigma Modulator with No Output Section
    Maehata, Takashi
    Motoyoshi, Mizuki
    Kameda, Suguru
    Suematsu, Noriharu
    2020 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2020, : 97 - 99
12345