High order 1-bit sigma delta ADC for multistandard GSM/UMTS radio receiver

被引：0
|
作者：
Rebai, C [1 ]
Ghazel, A [1 ]
Farhat, F [1 ]
机构：
[1] Ecole Super Commun, MEDIATROM Lab, SUP COM, Tunis, Tunisia
来源：
16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS | 2004年
关键词：
multi-standard radio; GSM; /UMTS; 1-bit Sigma Delta ADC; interpolative structure;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper deals with specification and design methodology of Analog to Digital Converter (ADC) stage for high dynamic range wide band Multi-standard Radio receiver. To respect high resolution requirements a Sigma Delta (YEA) modulator based ADC is proposed. A High dynamic range low complexity 1-bit Sigma Delta modulator is designed to guarantee high linearity for GSM/UMTS signals. Hence, a novel stable 3(rd) order 1-bit low-pass Sigma Delta modulator is defined. Simulation results show more than 90 dB dynamic ranges for GSM and 60 dB for UNITS.
引用
收藏
页码：128 / 131
页数：4
相关论文
共 50 条
  • [1] 1-bit sigma delta analog to digital converter for multistandard GSM/UMTS radio receiver
    Fathat, F
    Rebai, C
    Ghazel, A
    Loumeau, P
    2004 IEEE International Conference on Industrial Technology (ICIT), Vols. 1- 3, 2004, : 290 - 294
  • [2] Higher order 1-bit Sigma-Delta modulation on a circle
    Graf, Olga
    Krahmer, Felix
    Krause-Solberg, Sara
    2019 13TH INTERNATIONAL CONFERENCE ON SAMPLING THEORY AND APPLICATIONS (SAMPTA), 2019,
  • [3] High order 1-bit digital sigma delta modulation for on chip analogue signal sources
    Rebai, C
    Dallet, D
    Marchegay, P
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 913 - 916
  • [4] A multiplier-free structure for 1-bit high-order digital delta-sigma modulators
    Haurie, X
    Roberts, GW
    38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 889 - 892
  • [5] Delta-sigma modulator for a 1-Bit digital switching amplifier
    Fujimoto, Y
    Lo Ré, P
    Miyamoto, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (09) : 1865 - 1871
  • [6] Time jitter analysis of 1-bit sigma-delta synthesizer
    Avi, A
    Israel, L
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2005, 59 (05) : 307 - 310
  • [7] Time jitter analysis of 1-BIT sigma-delta synthesizer
    Aba, A
    Lupa, I
    2004 23RD IEEE CONVENTION OF ELECTRICAL AND ELECTRONICS ENGINEERS IN ISRAEL, PROCEEDINGS, 2004, : 11 - 13
  • [8] A delta-sigma modulator for 1-bit digital switching amplifier
    Lo Ré, P
    Fujimoto, Y
    Tani, H
    Miyamoto, M
    PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 177 - 180
  • [9] Improve Performance of 1-bit ADC Receiver by Blind Non-Linear Compensation
    Fuse M.
    IEEJ Transactions on Fundamentals and Materials, 2023, 143 (09) : 301 - 306
  • [10] Enhancing Resolution of Delta Sigma Modulator Using 1-bit Adaptive DAC
    Halim, Tommy
    Leitis, Karsten
    2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 85 - 86
12345