共 50 条
- [21] DSP Hardware Design for Fingerprint Binarization and Thinning on FPGA 2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, ENERGY & COMMUNICATION (CIEC), 2014, : 544 - 549
- [22] Hardware Accelerator for Biological Protein Sequence Alignment on Reconfigurable Networks-on-Chip PROCEEDINGS OF 2015 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2015,
- [23] An Alignment-Based Hardware Accelerator for Rapid Prediction of RNA Secondary Structures 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2700 - 2704
- [24] Design, Integration and Implementation of the DySER Hardware Accelerator into OpenSPARC 2012 IEEE 18TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2012, : 115 - 126
- [25] Design of a DBN Hardware Accelerator for Handwritten Digit Recognitions 2019 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TW), 2019,
- [26] Design Methodology of SHA2 Hardware Accelerator Beijing Daxue Xuebao (Ziran Kexue Ban)/Acta Scientiarum Naturalium Universitatis Pekinensis, 2022, 58 (06): : 1007 - 1014
- [27] ASIC design of IPSec hardware accelerator for network security PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 168 - 171
- [29] Hardware Accelerator Design Based on Rough Set Philosophy ROUGH SETS AND KNOWLEDGE TECHNOLOGY, RSKT 2014, 2014, 8818 : 216 - 225
- [30] Design support for hardware based TCP/IP accelerator IT - Information Technology, 2002, 44 (03): : 153 - 159