Design of a hardware accelerator for fingerprint alignment

被引:3
|
作者
Fons, M. [1 ]
Fons, F. [1 ]
Canto, F. [1 ]
Lopez, M. [2 ]
机构
[1] Univ Rovira & Virgili, Dept Elect Engn, Tarragona, Spain
[2] Univ Politecn Cataluna, Dept Engn Elect, Vilanova i la Geltru, Spain
关键词
D O I
10.1109/FPL.2007.4380695
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The uniqueness of human fingerprints has been accepted by the scientific community since long time ago. Proof of this is the fact that, among all physiological characteristics, fingerprints are the oldest and most deeply used signs of identity for personal recognition. However up to date, the development of an automatic fingerprint-based human authentication system is an open research problem. Most of the difficulties rely on the complexity and the high computational power needed to develop a fingerprint matching algorithm reliable enough to guarantee the accuracy of the result even when only low-quality fingerprint impressions are available from the users. In order to deal with the processing power requested by the system, an application-specific hardware accelerator developed by means of hardware-software co-design techniques is suggested in this work for the fingerprint alignment stage. The hardware processor permits to speed up the alignment phase and to reach real-time performance, which is not guaranteed when developing the same algorithm under a purely-software platform.
引用
收藏
页码:485 / 488
页数:4
相关论文
共 50 条
  • [21] DSP Hardware Design for Fingerprint Binarization and Thinning on FPGA
    Das, Rahul Kr
    De, Abhishek
    Pal, Chandrajit
    Chakrabarti, Amlan
    2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, ENERGY & COMMUNICATION (CIEC), 2014, : 544 - 549
  • [22] Hardware Accelerator for Biological Protein Sequence Alignment on Reconfigurable Networks-on-Chip
    Modarressi, Mehdi
    Faghih, Faezeh
    Modarressi, Maryam
    PROCEEDINGS OF 2015 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2015,
  • [23] An Alignment-Based Hardware Accelerator for Rapid Prediction of RNA Secondary Structures
    Weng, Shih-Shiuan
    Yeh, Yang-Ming
    Li, Yu-Cheng
    Lu, Yi-Chang
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2700 - 2704
  • [24] Design, Integration and Implementation of the DySER Hardware Accelerator into OpenSPARC
    Benson, Jesse
    Cofell, Ryan
    Frericks, Chris
    Ho, Chen-Han
    Govindaraju, Venkatraman
    Nowatzki, Tony
    Sankaralingam, Karthikeyan
    2012 IEEE 18TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2012, : 115 - 126
  • [25] Design of a DBN Hardware Accelerator for Handwritten Digit Recognitions
    Chung, Ching-Che
    Lee, Yi-Zeng
    Zhang, Huai-Xiang
    2019 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TW), 2019,
  • [26] Design Methodology of SHA2 Hardware Accelerator
    Ma Z.
    Li T.
    Cao X.
    Beijing Daxue Xuebao (Ziran Kexue Ban)/Acta Scientiarum Naturalium Universitatis Pekinensis, 2022, 58 (06): : 1007 - 1014
  • [27] ASIC design of IPSec hardware accelerator for network security
    Ha, CS
    Lee, JH
    Leem, DS
    Park, MS
    Choi, BY
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 168 - 171
  • [28] A new design and implementation of hardware accelerator for line detection
    Chen, Ching-Han
    Luoh, Leh
    Guo, Min-Hao
    MICROPROCESSORS AND MICROSYSTEMS, 2018, 61 : 179 - 197
  • [29] Hardware Accelerator Design Based on Rough Set Philosophy
    Tiwari, K. S.
    Kothari, A. G.
    Raghavan, K. S. Sreenivasa
    ROUGH SETS AND KNOWLEDGE TECHNOLOGY, RSKT 2014, 2014, 8818 : 216 - 225
  • [30] Design support for hardware based TCP/IP accelerator
    Benz, Mirko
    Feske, Klaus
    Hatnik, Uwe
    Haufe, Jürgen
    IT - Information Technology, 2002, 44 (03): : 153 - 159