Hardware Design of Cryptographic Accelerator

被引：0

作者：

Hulic, Michal ^{[1
]}

Vokorokos, Liberios ^{[1
]}

Adam, Norbert ^{[1
]}

Fecil'ak, Peter ^{[1
]}

机构：

[1] Tech Univ Kosice, Fac Elect Engn & Informat, Dept Comp & Informat, Letna 9, Kosice 04200, Slovakia

来源：

2018 IEEE 16TH WORLD SYMPOSIUM ON APPLIED MACHINE INTELLIGENCE AND INFORMATICS (SAMI 2018): DEDICATED TO THE MEMORY OF PIONEER OF ROBOTICS ANTAL (TONY) K. BEJCZY | 2018年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

The goal of this paper is representation of computing unit focused on implementation hardware cryptography accelerator. After analysis of assigned problem, there are next chapters dedicated to available solutions, comparison of them, the issues of cryptography and computer security, FPGA device in which the designed solution is verified and tested, the chapters dedicated to cryptography algorithm RSA. Chapters of synthesis have the specifically implemented and designed solution in programming languages of lower and higher level. In evaluation and conclusion chapter there are measurements on software and hardware level and comparison among them.

引用

页码：201 / 206

页数：6

共 50 条

[11] Hardware Accelerator Design for Data Centers
Yesil, Serif
Ozdal, Muhammet Mustafa
Kim, Taemin
Ayupov, Andrey
Burns, Steven
Ozturk, Ozcan
2015 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2015, : 770 - 775
[12] JPEG hardware accelerator design for FPGA
Duman, Kaan
Cogun, Zfuat
Oektem, Levent
2007 IEEE 15TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS, VOLS 1-3, 2007, : 386 - +
[13] HARDWARE ACCELERATOR OFFLOADS DESIGN VERIFICATION
MOTT, G
NOICE, D
ELECTRONIC PRODUCTS MAGAZINE, 1985, 27 (22): : 63 - 65
[14] Hardware Context Switch-based Cryptographic Accelerator for Handling Multiple Streams
Sasongko, Arif
Kumara, I. M. Narendra
Wicaksana, Arief
Rousseau, Frederic
Muller, Olivier
ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2021, 14 (03)
[15] Design of a novel hardware data structure for cryptographic applications
Farouk, Hala A.
COMPUTATIONAL METHODS AND APPLIED COMPUTING, 2008, : 194 - +
[16] Design of artificial neural network hardware accelerator
Kuznar, Damian
Szczygiel, Robert
Maj, Piotr
Koziol, Anna
JOURNAL OF INSTRUMENTATION, 2023, 18 (04):
[17] The Design of an Image Converting and Thresholding Hardware Accelerator
Macieira, Rafael M.
Cambuim, Lucas F. S.
Souza, Luiz L.
Oliveira, Luiz A.
Rios, Marcus F. R.
Barros, Edna
PROCEEDINGS OF IV BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING SBESC 2014, 2014, : 103 - 108
[18] Hardware Accelerator Design for Tracking in Smart Camera
Singh, Sanjay
Dunga, Srinivasa Murali
Saini, Ravi
Mandal, A. S.
Shekhar, Chandra
Vohra, Anil
INTERNATIONAL CONFERENCE ON GRAPHIC AND IMAGE PROCESSING (ICGIP 2011), 2011, 8285
[19] HLS Design of a Hardware Accelerator for Homomorphic Encryption
Mkhinini, A.
Maistri, P.
Leveugle, R.
Tourki, R.
2017 20TH IEEE INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUIT & SYSTEMS (DDECS), 2017, : 178 - 183
[20] Flexible Hardware Accelerator Design Generation with SPIRAL
Xu, Guanglin
Hoe, James C.
Franchetti, Franz
2022 IEEE HIGH PERFORMANCE EXTREME COMPUTING VIRTUAL CONFERENCE (HPEC), 2022,

← 1 2 3 4 5 →