The Design of an Image Converting and Thresholding Hardware Accelerator

被引:2
|
作者
Macieira, Rafael M. [1 ]
Cambuim, Lucas F. S. [1 ]
Souza, Luiz L. [1 ]
Oliveira, Luiz A. [1 ]
Rios, Marcus F. R. [1 ]
Barros, Edna [1 ]
机构
[1] UFPE Univ Fed Pernambuco, CIn Ctr Informat, Recife, PE, Brazil
关键词
D O I
10.1109/SBESC.2014.24
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The increasing amount of images and videos accesses by social networks users is demanding devices with more efficiency on image processing. On the other hand, such devices cannot be expensive and must have reduced power consumption due to the need for mobility. To cope with this scenario, this paper proposes the improvement of an image processing application by implementing some computation intensive functions in hardware and the others in software. The platform comprises a ATOM processor and FPGAs. After a profiling application, the time critical parts of image processing application are implemented as hardware modules in FPGAs and, thereby, speeding up the processing power of the platform. As case study we present the hardware-software implementation of the RGB converter and thresholding algorithm, an important function of image segmentation. The function for converting images from RGB format to YCrCB format is very time consuming. The implementation of this function in hardware results in speedup of about 13% up to 99% in this image processing approach, with an average error of 0.000410 for the Y component, 0.000293 for the Cr component and 0.0002333 for the Cb component.
引用
收藏
页码:103 / 108
页数:6
相关论文
共 50 条
  • [1] Hardware Design of Cryptographic Accelerator
    Hulic, Michal
    Vokorokos, Liberios
    Adam, Norbert
    Fecil'ak, Peter
    [J]. 2018 IEEE 16TH WORLD SYMPOSIUM ON APPLIED MACHINE INTELLIGENCE AND INFORMATICS (SAMI 2018): DEDICATED TO THE MEMORY OF PIONEER OF ROBOTICS ANTAL (TONY) K. BEJCZY, 2018, : 201 - 206
  • [2] Design of a hardware accelerator for fingerprint alignment
    Fons, M.
    Fons, F.
    Canto, F.
    Lopez, M.
    [J]. 2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 485 - 488
  • [3] Hardware Accelerator Design for Data Centers
    Yesil, Serif
    Ozdal, Muhammet Mustafa
    Kim, Taemin
    Ayupov, Andrey
    Burns, Steven
    Ozturk, Ozcan
    [J]. 2015 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2015, : 770 - 775
  • [4] JPEG hardware accelerator design for FPGA
    Duman, Kaan
    Cogun, Zfuat
    Oektem, Levent
    [J]. 2007 IEEE 15TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS, VOLS 1-3, 2007, : 386 - +
  • [5] HARDWARE ACCELERATOR OFFLOADS DESIGN VERIFICATION
    MOTT, G
    NOICE, D
    [J]. ELECTRONIC PRODUCTS MAGAZINE, 1985, 27 (22): : 63 - 65
  • [6] Hardware Accelerator for Fast Image/Video Thinning
    Davalle, Daniele
    Carnevale, Berardino
    Saponara, Sergio
    Fanucci, Luca
    Terreni, Pierangelo
    [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON IMAGING SYSTEMS & TECHNIQUES (IST), 2014, : 64 - 67
  • [7] Real Time Hardware Accelerator for Image Filtering
    Ortega-Cisneros, Susana
    Carrazco-Diaz, Miguel A.
    Pedroza de-la-Cruz, Adrian
    Raygoza-Panduro, Juan J.
    Sandoval-Ibarra, Federico
    Rivera-Dominguez, Jorge
    [J]. PROGRESS IN PATTERN RECOGNITION IMAGE ANALYSIS, COMPUTER VISION, AND APPLICATIONS, CIARP 2014, 2014, 8827 : 80 - 87
  • [8] Design of artificial neural network hardware accelerator
    Kuznar, Damian
    Szczygiel, Robert
    Maj, Piotr
    Koziol, Anna
    [J]. JOURNAL OF INSTRUMENTATION, 2023, 18 (04):
  • [9] Hardware Accelerator Design for Tracking in Smart Camera
    Singh, Sanjay
    Dunga, Srinivasa Murali
    Saini, Ravi
    Mandal, A. S.
    Shekhar, Chandra
    Vohra, Anil
    [J]. INTERNATIONAL CONFERENCE ON GRAPHIC AND IMAGE PROCESSING (ICGIP 2011), 2011, 8285
  • [10] Flexible Hardware Accelerator Design Generation with SPIRAL
    Xu, Guanglin
    Hoe, James C.
    Franchetti, Franz
    [J]. 2022 IEEE HIGH PERFORMANCE EXTREME COMPUTING VIRTUAL CONFERENCE (HPEC), 2022,