Sequential 3D Process Integration: Opportunities For Low Temperature Processing

被引：6

作者：

Kerdiles, S. ^{[1
,2
]}

Acosta-Alba, P. ^{[1
,2
]}

Mathieu, B. ^{[1
,2
]}

Veillerot, M. ^{[1
,2
]}

Denis, H. ^{[1
,2
]}

Aussenac, F. ^{[1
,2
]}

Mazzamuto, F. ^{[3
]}

Toque-Tresonne, I. ^{[3
]}

Huet, K. ^{[3
]}

Samson, M-P. ^{[4
]}

Previtali, B. ^{[1
,2
]}

Brunet, L. ^{[1
,2
]}

Batude, P. ^{[1
,2
]}

Fenouillet-Beranger, C. ^{[1
,2
]}

机构：

[1] Univ Grenoble Alpes, F-38000 Grenoble, France

[2] CEA, LETI, Minatec Campus,17 Rue Martyrs, F-38054 Grenoble 9, France

[3] SCREEN LASSE, 14-38 Rue Alexandre,Bldg D, F-92230 Gennevilliers, France

[4] STMicroelectronics, 850 Rue Jean Monnet, F-38920 Crolles, France

来源：

SEMICONDUCTOR PROCESS INTEGRATION 10 | 2017年 / 80卷 / 04期

关键词：

D O I：

10.1149/08004.0215ecst

中图分类号：

O646 [电化学、电解、磁化学];

学科分类号：

081704 ;

摘要：

3D sequential integration motivates the development of low temperature technological modules. Alternatively to classical nonselective annealing techniques, sub-microsecond laser annealing allows high temperature treatment of a sub-micrometer surface region while keeping the underneath structures at much lower temperature. In this contribution, we present recent advances in ultra-violet nanosecond laser annealing targeting monolithic 3D integration. Emphasis will be put on the demonstration of dopant activation in thin implanted SOI structures, simulating source and drain regions. Cu/ULK interconnects stability upon nanosecond laser annealing is also investigated.

引用

页码：215 / 225

页数：11

共 50 条

[31] Low Temperature Bonding Technology Development for 3D and Heterogeneous Integration
Chen, Kuan-Neng
2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 79 - 79
[32] Low Temperature (<180 °C) Bonding for 3D Integration
Huang, Yan-Pin
Tzeng, Ruoh-Ning
Chien, Yu-San
Shy, Ming-Shaw
Lin, Teu-Hua
Chen, Kou-Hua
Chuang, Ching-Te
Hwang, Wei
Chiu, Chi-Tsung
Tong, Ho-Ming
Chen, Kuan-Neng
2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
[33] Opportunities for 2.5/3D Heterogeneous SoC Integration
Jiang, Iris Hui-Ru
Chang, Yao-Wen
Huang, Jilin-Lang
Chen, Chung-Ping
2021 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2021,
[34] 3D Integration: Opportunities, Design Challenges and Approaches
Knoechel, Uwe
2012 IEEE 15TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2012, : 4 - 4
[35] 3D deformable image processing and integration
Lin, HD
Lin, KP
QUANTITATION IN BIOMEDICAL IMAGING WITH PET AND MRI, 2004, (1265): : 39 - 48
[36] Monolithic 3D Integration of InGaAs Photodetectors on Si MOSFETs Using Sequential Fabrication Process
Geum, Dae-Myeong
Kim, Seong Kwang
Lee, Subin
Lim, Donghwan
Kim, Hyung-Jun
Choi, Chang Hwan
Kim, Sang-Hyeon
IEEE ELECTRON DEVICE LETTERS, 2020, 41 (03) : 433 - 436
[37] Low-temperature Al-Ge bonding for 3D integration
Crnogorac, Filip
Pease, Fabian R. W.
Birringer, Ryan P.
Dauskardt, Reinhold H.
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2012, 30 (06):
[38] Low Temperature micro-bumping assembly technology for 3D Integration
Chen, Yu-Hua
Lee, Ching-Kuan
Hsiao, Zhi-Cheng
Chang, Jing-Yao
Zhan, Chau-Jie
Huang, Yu-Jiau
Chen, Shang-Wei
Huang, Shin-Yi
Fan, Chia-Wen
Lin, Yu-Min
Kao, Kuo-Shu
Ko, Cheng-Ta
Lo, Wei-Chung
2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
[39] Process Characterization Vehicles for 3D Integration
Campbell, David V.
2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1112 - 1116
[40] 3D Process Integration - Requirements and Challenges
Wolf, M. Juergen
Klumpp, Armin
Zoschke, Kai
Wieland, Robert
Nebrich, Lars
Klein, Matthias
Oppermann, Hermann
Ramm, Peter
Ehrmann, Oswin
Reichl, Herbert
MATERIALS AND TECHNOLOGIES FOR 3-D INTEGRATION, 2009, 1112 : 3 - +

← 1 2 3 4 5 →