Sequential 3D Process Integration: Opportunities For Low Temperature Processing

被引：6

作者：

Kerdiles, S. ^{[1
,2
]}

Acosta-Alba, P. ^{[1
,2
]}

Mathieu, B. ^{[1
,2
]}

Veillerot, M. ^{[1
,2
]}

Denis, H. ^{[1
,2
]}

Aussenac, F. ^{[1
,2
]}

Mazzamuto, F. ^{[3
]}

Toque-Tresonne, I. ^{[3
]}

Huet, K. ^{[3
]}

Samson, M-P. ^{[4
]}

Previtali, B. ^{[1
,2
]}

Brunet, L. ^{[1
,2
]}

Batude, P. ^{[1
,2
]}

Fenouillet-Beranger, C. ^{[1
,2
]}

机构：

[1] Univ Grenoble Alpes, F-38000 Grenoble, France

[2] CEA, LETI, Minatec Campus,17 Rue Martyrs, F-38054 Grenoble 9, France

[3] SCREEN LASSE, 14-38 Rue Alexandre,Bldg D, F-92230 Gennevilliers, France

[4] STMicroelectronics, 850 Rue Jean Monnet, F-38920 Crolles, France

来源：

SEMICONDUCTOR PROCESS INTEGRATION 10 | 2017年 / 80卷 / 04期

关键词：

D O I：

10.1149/08004.0215ecst

中图分类号：

O646 [电化学、电解、磁化学];

学科分类号：

081704 ;

摘要：

3D sequential integration motivates the development of low temperature technological modules. Alternatively to classical nonselective annealing techniques, sub-microsecond laser annealing allows high temperature treatment of a sub-micrometer surface region while keeping the underneath structures at much lower temperature. In this contribution, we present recent advances in ultra-violet nanosecond laser annealing targeting monolithic 3D integration. Emphasis will be put on the demonstration of dopant activation in thin implanted SOI structures, simulating source and drain regions. Cu/ULK interconnects stability upon nanosecond laser annealing is also investigated.

引用

页码：215 / 225

页数：11

共 50 条

[1] Reliability analysis on low temperature gate stack process steps for 3D sequential integration
Tsiara, A.
Garros, X.
Lu, C. -M. V.
Fenouillet-Beranger, C.
Batude, P.
Gassilloud, R.
Martin, F.
Faynot, O.
Ghibaudo, G.
Reimbold, G.
2017 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2017,
[2] Opportunities brought by sequential 3D CoolCube™ integration
Vinet, Maud
Batude, Perrine
Fenouillet-Beranger, Claire
Brunet, Laurent
Mazzochi, Vincent
Lu, Cao-Minh Vincent
Deprat, Fabien
Micout, Jessy
Previtali, Bernard
Besombes, Paul
Rambal, Nils
Andrieu, Francois
Billoint, Olivier
Brocard, Melanie
Thuries, Sebastien
Berhault, Guillaume
Dos Santos, Cristiano Lopes
Cibrario, Gerald
Clermidy, Fabien
Gitlin, Daniel
Faynot, Olivier
2016 46TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2016, : 226 - 229
[3] Key challenges and opportunities for 3D sequential integration
Vandooren, A.
Witters, L.
Franco, J.
Mallik, A.
Parvais, B.
Wu, Z.
Li, W.
Rosseel, E.
Hikkavyy, A.
Peng, L.
Rassoul, N.
Jamieson, G.
Inoue, F.
Verbinnen, G.
Devriendt, K.
Teugels, L.
Heylen, N.
Vecchio, E.
Zheng, T.
Waldron, N.
Boemmels, J.
De Heyn, V.
Mocuta, D.
Ryckaert, J.
Collaert, N.
2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
[4] 3D sequential integration opportunities and technology optimization
Batude, P.
Sklenard, B.
Fenouillet-Beranger, C.
Previtali, B.
Tabone, C.
Rozeau, O.
Billoint, O.
Turkyilmaz, O.
Sarhan, H.
Thuries, S.
Cibrario, G.
Brunet, L.
Deprat, F.
Michallet, J-E.
Clermidy, F.
Vinet, M.
2014 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC), 2014, : 373 - 375
[5] Advances, Challenges and Opportunities in 3D CMOS Sequential Integration
Batude, P.
Vinet, M.
Previtali, B.
Tabone, C.
Xu, C.
Mazurier, J.
Weber, O.
Andrieu, F.
Tosti, L.
Brevard, L.
Sklenard, B.
Coudrain, P.
Bobba, S.
Ben Jamaa, H.
Gaillardon, P-E.
Pouydebasque, A.
Thomas, O.
Le Royer, C.
Hartmann, J. -M.
Sanchez, L.
Baud, L.
Carron, V.
Clavelier, L.
De Micheli, G.
Deleonibus, S.
Faynot, O.
Poiroux, T.
2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
[6] Low temperature FDSOI devices, a key enabling technology for 3D sequential integration
Batude, P.
Sklenard, B.
Xu, C.
Previtali, B.
De Salvo, B.
Vinet, M.
2013 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), 2013,
[7] 3D Sequential Process Integration for CMOS Image Sensor
Nakazawa, K.
Yamamoto, J.
Mori, S.
Okamoto, S.
Shimizu, A.
Baba, K.
Fujii, N.
Uehara, M.
Hiramatsu, K.
Kumano, H.
Matsumoto, A.
Zaitsu, K.
Ohnuma, H.
Tatani, K.
Hirano, T.
Iwamoto, H.
2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
[8] Recent advances in low temperature process In view of 3D VLSI integration
Fenouillet-Beranger, C.
Batude, P.
Brunet, L.
Mazzocchi, V.
Lu, C-M. V.
Deprat, F.
Micout, J.
Samson, M-P.
Previtali, B.
Besombes, P.
Rambal, N.
Lapras, V.
Andrieu, F.
Billoint, O.
Brocard, M.
Thuries, S.
Cibrario, G.
Acosta-Alba, P.
Mathieu, B.
Kerdiles, S.
Nemouchi, F.
Arvet, C.
Besson, P.
Loup, V.
Gassilloud, R.
Garros, X.
Leroux, C.
Beugin, V.
Guerin, C.
Benoit, D.
Pasini, L.
Hartmann, J-M.
Vinet, M.
2016 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2016,
[9] Low temperature junctionless device stacking enabled by leading edge sequential 3D integration
Besnard, Guillaume
Gaudin, Gweltaz
Schwarzenbach, Walter
Ecarnot, Ludovic
Radu, Ionut
Nguyen, Bich-Yen
Vandooren, Anne
Collaert, Nadine
2019 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2019,
[10] Sequential 3D: Key integration challenges and opportunities for advanced semiconductor scaling
Vandooren, A.
Witters, L.
Franco, J.
Mallik, A.
Parvais, B.
Wu, Z.
Walke, A.
Deshpande, V.
Rosseel, E.
Hikavyy, A.
Li, W.
Peng, L.
Rassoul, N.
Jamieson, G.
Inoue, F.
Verbinnen, G.
Devriendt, K.
Teugels, L.
Heylen, N.
Vecchio, E.
Zheng, T.
Waldron, N.
De Heyn, V.
Mocuta, D.
Collaert, N.
2018 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2018), 2018, : 145 - 148

← 1 2 3 4 5 →