On the origin of the excess low-frequenoy noise in graded-channel silicon-on-insulator nMOSFETs

被引:4
|
作者
Simoen, Eddy [1 ]
Claeys, C.
Chung, T. M.
Flandre, D.
Raskin, J.-P.
机构
[1] IMEC, B-3001 Louvain, Belgium
[2] Katholieke Univ Leuven, Dept Elect Engn, B-3001 Louvain, Belgium
[3] Catholic Univ Louvain, Microwave Lab, B-1348 Louvain, Belgium
[4] Catholic Univ Louvain, Microelect Lab, B-1348 Louvain, Belgium
关键词
fully depleted (FD) silicon-on-insulator (SOI); graded-channel (GC) transistors; low-frequency (LF) noise;
D O I
10.1109/LED.2007.905958
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The origin of the low-frequency noise in graded-channel silicon-on-insulator nMOSFET is studied as a function of the back-gate bias at a low drain-to-source bias. It is shown that an excess noise peak that is correlated with the peak in the transconductance can be observed. This excess noise is due to a generation-recombination component in the low-frequency range, which is suppressed when the back gate is in accumulation mode.
引用
收藏
页码:919 / 921
页数:3
相关论文
共 50 条
  • [1] Analog circuit design using graded-channel silicon-on-insulator nMOSFETs
    Pavanello, MA
    Martino, JA
    Flandre, D
    [J]. SOLID-STATE ELECTRONICS, 2002, 46 (08) : 1215 - 1225
  • [2] Cryogenic operation of graded-channel silicon-on-insulator nMOSFETs for high performance analog applications
    Pavanello, MA
    Der Agopian, PG
    Martino, JA
    Flandre, D
    [J]. MICROELECTRONICS JOURNAL, 2006, 37 (02) : 137 - 144
  • [3] On the Origin of Low-Frequency Noise of Submicron Graded-Channel Fully Depleted SOI nMOSFETs
    Molto, A. R.
    Doria, R. T.
    de Souza, M.
    Pavanello, M. A.
    [J]. 2015 30TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO), 2015,
  • [4] The low-frequency noise behaviour of graded-channel SOI nMOSFETs
    Simoen, E.
    Claeys, C.
    Chung, T. M.
    Flandre, D.
    Pavanello, M. A.
    Martino, J. A.
    Raskin, J. -P.
    [J]. SOLID-STATE ELECTRONICS, 2007, 51 (02) : 260 - 267
  • [5] Graded-channel fully depleted Silicon-On-Insulator nMOSFET for reducing the parasitic bipolar effects
    Pavanello, MA
    Martino, JA
    Flandre, D
    [J]. SOLID-STATE ELECTRONICS, 2000, 44 (06) : 917 - 922
  • [6] Low-Frequency Noise of Submicron Graded-Channel SOI nMOSFETs at High Temperature
    Molto, A. R.
    Doria, R. T.
    de Souza, M.
    Flandre, D.
    Pavanello, M. A.
    [J]. 2016 31ST SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO), 2016,
  • [7] Low temperature operation of graded-channel SOI nMOSFETs for analog applications
    Pavanello, MA
    Der Agopian, PG
    Martino, JA
    Flandre, D
    [J]. JOURNAL DE PHYSIQUE IV, 2002, 12 (PR3): : 23 - 26
  • [8] Silicon-film-related random telegraph noise in UTBOX silicon-on-insulator nMOSFETs
    Fang Wen
    Simoen, Eddy
    Li Chikang
    Aoulaiche, Marc
    Luo Jun
    Zhao Chao
    Claeys, Cor
    [J]. JOURNAL OF SEMICONDUCTORS, 2015, 36 (09)
  • [9] Silicon-film-related random telegraph noise in UTBOX silicon-on-insulator nMOSFETs
    方雯
    Eddy Simoen
    Li Chikang
    Marc Aoulaiche
    罗军
    赵超
    Cor Claeys
    [J]. Journal of Semiconductors, 2015, (09) : 70 - 74
  • [10] Low-Frequency Noise Studies on Fully Depleted UTBOX Silicon-on-Insulator nMOSFETs: Challenges and Opportunities
    Simoen, E.
    Aoulaiche, M.
    dos Santos, S. D.
    Martino, J. A.
    Strobel, V.
    Cretu, B.
    Routoure, J. -M.
    Carin, R.
    Luque Rodriguez, A.
    Jimenez Tejada, J. A.
    Claeys, C.
    [J]. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2013, 2 (11) : Q205 - Q210