Evaluation of the quality of testing path delay faults under restricted input assumption

被引：0
|
作者：
Krasniewski, A [1 ]
机构：
[1] Warsaw Univ Technol, Inst Telecommun, PL-00661 Warsaw, Poland
来源：
9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS | 2003年
关键词：
D O I：
10.1109/OLT.2003.1214393
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
We show that in the case when the set of vector pairs that occur at the input of a combinational network in the system environment is restricted (as it is for most applications), the information on such restrictions should be accounted for when evaluating the quality of testing delay faults, especially if the test sequence "mimics" the normal operation, i.e. if only those vector pairs that may occur in normal operation are applied during testing.
引用
收藏
页码：168 / 170
页数：3
相关论文
共 26 条
  • [1] Input Necessary Assignments for Testing of Path Delay Faults in Standard-Scan Circuits
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (02) : 333 - 337
  • [2] High quality robust tests for path delay faults
    Chen, LC
    Gupta, SK
    Breuer, MA
    15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 88 - 93
  • [3] Methods for testing path delay and static faults in RSFQ circuits
    Li, Mingye
    Wang, Fangzhou
    Gupta, Sandeep
    2022 IEEE 40TH VLSI TEST SYMPOSIUM (VTS), 2022,
  • [4] On testing the path delay faults of a microprocessor using its instruction set
    Lai, Wei-Cheng
    Krstic, Angela
    Cheng, Kwang-Ting
    Proceedings of the IEEE VLSI Test Symposium, 2000, : 15 - 20
  • [5] On classification of path delay faults in two-vector testing mode
    Long, WN
    Min, YH
    Yang, SY
    Li, ZC
    FIFTH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN & COMPUTER GRAPHICS, VOLS 1 AND 2, 1997, : 566 - 571
  • [6] Evaluation of delay testing based on path selection
    Fukunaga, M
    Kajihara, S
    Takeoka, S
    Yoshimura, S
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (12) : 3208 - 3210
  • [7] Generation of high quality tests for robustly untestable path delay faults
    Cheng, KTT
    Krstic, A
    Chen, HC
    IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (12) : 1379 - 1392
  • [8] A simulator for at-speed robust testing of path delay faults in combinational circuits
    Hsu, YC
    Gupta, SK
    IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (11) : 1312 - 1318
  • [9] On the Reuse of Timing Resilient Architecture for Testing Path Delay Faults in Critical Paths
    Kuentzer, Felipe A.
    Juracy, Leonardo R.
    Amory, Alexandre M.
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 379 - 384
  • [10] Efficient path selection for delay testing based on partial path evaluation
    Tani, S
    Teramoto, M
    Fukazawa, T
    Matsuhiro, K
    16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 188 - 193
123