Cross Domain Protection Analysis and Verification using Whole Chip ESD Simulation

被引：0
|
作者：
Okushima, Mototsugu [1 ]
Kitayama, Tomohiro [1 ]
Kobayashi, Susumu [1 ]
Kato, Tetsuya [1 ]
Hirata, Morihisa [1 ]
机构：
[1] Renesas Elect Corp, Nakahara Ku, 1753 Shimonumabe, Kawasaki, Kanagawa, Japan
来源：
ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS 2010 | 2010年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A whole-chip simulation methodology of the full ESD paths including the full-chip power and ground wiring network has been established, and successfully demonstrated on products with several hundreds of pins. By checking voltage stress across cross domain circuits itself, marginal cross domain ESD design window in sub-100nm SoCs can be extended.
引用
收藏
页数：7
相关论文
共 50 条
  • [21] Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI
    Ker, MD
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (01) : 173 - 183
  • [22] Active ESD Protection Design against Cross-Power-Domain ESD Stresses in CMOS Integrated Circuits
    Chen, Shih-Hung
    Yeh, Chih-Ting
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 57 - 60
  • [23] Full-Chip ESD Protection Design Verification Method for HV ICs with Multiple Power Domains
    Zhang, Feilong
    Wang, Chenkun
    Lu, Fei
    Chen, Qi
    Li, Cheng
    Wang, Albert
    Li, Daguang
    PROCEEDINGS OF THE 2017 12TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA), 2017, : 281 - 284
  • [24] A Power Clamp Circuit Using Current Mirror for On-chip ESD Protection
    Lu, Guangyi
    Wang, Yuan
    Zhang, Xuelin
    Jia, Song
    Zhang, Ganggang
    Zhang, Xing
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 887 - 889
  • [25] Programmable On-Chip ESD Protection Using Nanocrystal Dots Mechanism and Structures
    Shi, Zitao
    Wang, Xin
    Liu, Jian
    Lin, Lin
    Zhao, Hui
    Fang, Qiang
    Wang, Li
    Zhang, Chen
    Fan, Siqiang
    Tang, He
    Li, Bei
    Wang, Albert
    Liu, Jianlin
    Cheng, Yuhua
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2012, 11 (05) : 884 - 889
  • [26] Compact modeling of on-chip ESD protection devices using Verilog-A
    IEEE, United States
    不详
    不详
    不详
    不详
    不详
    不详
    IEEE Trans Comput Aided Des Integr Circuits Syst, 2006, 6 (1047-1063):
  • [27] On-chip ESD protection design by using polysilicon diodes in CMOS process
    Ker, MD
    Chen, TY
    Wang, TH
    Wu, CY
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (04) : 676 - 686
  • [28] TLP Measurement and Analysis of Graphene NEMS Switches for on-Chip ESD Protection
    Chen, Qi
    Li, Cheng
    Lu, Fei
    Wang, Chenkun
    Zhang, Feilong
    Wang, Albert
    Ng, Jimmy
    Xie, Ya-Hong
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS (NEMS), 2017, : 370 - 374
  • [29] Compact Modeling of on-chip ESD protection devices using verilog-A
    Li, Junjun
    Joshi, Sopan
    Barnes, Ryan
    Rosenbaum, Elyse
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (06) : 1047 - 1063
  • [30] Chip-Level ESD Verification Using Graph-Theory Based Approach
    Galic, Vlatko
    Wieers, Aarnout
    Gillon, Renaud
    Baric, Adrijan
    2019 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC EUROPE 2019), 2019, : 875 - 880
12345