Cross Domain Protection Analysis and Verification using Whole Chip ESD Simulation

被引：0

作者：

Okushima, Mototsugu ^{[1
]}

Kitayama, Tomohiro ^{[1
]}

Kobayashi, Susumu ^{[1
]}

Kato, Tetsuya ^{[1
]}

Hirata, Morihisa ^{[1
]}

机构：

[1] Renesas Elect Corp, Nakahara Ku, 1753 Shimonumabe, Kawasaki, Kanagawa, Japan

来源：

ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS 2010 | 2010年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A whole-chip simulation methodology of the full ESD paths including the full-chip power and ground wiring network has been established, and successfully demonstrated on products with several hundreds of pins. By checking voltage stress across cross domain circuits itself, marginal cross domain ESD design window in sub-100nm SoCs can be extended.

引用

页数：7

共 50 条

[1] ESD buses for whole-chip ESD protection
Ker, Ming-Dou
Chang, Hun-Hsien
Chen, Tung-Yang
Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
[2] ESD buses for whole-chip ESD protection
Ker, MD
Chang, HH
Chen, TY
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 545 - 548
[3] Whole chip ESD Protection for 2.4 GHz LNA
Jin, H.
Dong, S. R.
Miao, M.
Wu, J.
Ma, F.
Luo, J. K.
Liou, Juin J.
2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
[4] ON CHIP ESD PROTECTION USING SCR PAIRS
CROFT, GD
JOURNAL OF ELECTROSTATICS, 1993, 31 (2-3) : 177 - 197
[5] Whole-chip ESD protection design for RF and AMS ICs
Wang X.
Fan S.
Zhao H.
Lin L.
Fang Q.
Tang H.
Wang A.
Tsinghua Science and Technology, 2010, 15 (03) : 265 - 274
[6] Whole-chip ESD protection design for submicron CMOS VLSI
Ker, MD
Liu, SC
ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1920 - 1923
[7] Whole-Chip ESD Protection Design for RF and AMS ICs
Albert WANG
TsinghuaScienceandTechnology, 2010, 15 (03) : 265 - 274
[8] Behavior Modeling for Whole-Chip HV ESD Protection Circuits
Wang, Li
Ma, Rui
Zhang, Chen
Dong, Zongyu
Lu, Fei
Wang, Albert
2014 IEEE 26TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & IC'S (ISPSD), 2014, : 182 - 184
[9] Compact Models for Simulation of On-Chip ESD Protection Networks
Rosenbaum, Elyse
Huang, Shudong
Drallmeier, Matthew
Zhou, Yujie
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (01) : 151 - 166
[10] On-chip ESD Protection Design Methodologies by CAD Simulation
Pan, Zijin
Li, Xunyu
Hao, Weiquan
Miao, Runyu
Wang, Albert
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2024, 29 (01)

← 1 2 3 4 5 →