On the Utilization of System-on-Chip Platforms to Achieve Nanosecond Synchronization Accuracies in Substation Automation Systems

被引:18
|
作者
Moreira, Naiara [1 ]
Lazaro, Jesus [1 ]
Bidarte, Unai [1 ]
Jimenez, Jaime [1 ]
Astarloa, Armando [1 ]
机构
[1] Univ Basque Country, Dept Elect Technol, Bilbao 48013, Spain
关键词
System-on-chip; substation automation systems; communications; PROCESS BUS; PERFORMANCE;
D O I
10.1109/TSG.2015.2512440
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A synchronized common sense of time is a key factor for many smart grid applications, such as the sample value process bus operation. The precision time protocol (PTP), as defined in IEEE 1588-2008 standard, is highly recommended for substation communication networks, because it enables synchronization accuracies in the nanoseconds range through conventional Ethernet-based networks. This paper explores the implementation of PTP functionalities on new Xilinx Zynq-7000 all programmable system-on-chip (SoC) device. Different PTP master and slave implementations have been analyzed taking benefit from the flexibility of the SoC all programmable devices. The explored features go from simple only-software versions aided by PTP support of Gigabit Media Access Controllers (GMACs) embedded in the processor section to high-accuracy solutions that include custom PTP hardware in the logic section of the device. For each configuration approach, two different experimental setups based on two Zynq commercial low-cost boards has been built, and the protocol performance has been evaluated by measuring time offset between the pulse per second output signals of the master and the synchronized slave. The results obtained from this analysis show excellent accuracy results, with time offsets in the range of 40 ns and standard deviations of less than 10 ns.
引用
收藏
页码:1932 / 1942
页数:11
相关论文
共 50 条
  • [1] Evaluation of the New Generation of System-on-Chip Platforms for Controlling Electrical Systems
    Sawma, J.
    Khatounian, F.
    Monmasson, E.
    Ghosn, R.
    Idkhajine, L.
    [J]. 2015 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2015, : 1570 - 1575
  • [2] Experimental Evaluation of Synchronization Solutions for Substation Automation Systems
    De Dominicis, C. M.
    Ferrari, P.
    Flammini, A.
    Rinaldi, S.
    Quarantelli, M.
    [J]. 2010 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE I2MTC 2010, PROCEEDINGS, 2010,
  • [3] Evaluation of Time Gateways for Synchronization of Substation Automation Systems
    Ferrari, Paolo
    Flammini, Alessandra
    Rinaldi, Stefano
    Prytz, Gunnar
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2012, 61 (10) : 2612 - 2621
  • [4] System-on-chip (SoC): Clocking and synchronization issues
    Sridhar, R
    [J]. 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 520 - 527
  • [5] Signal processing using Reconfigurable System-on-Chip Platforms
    Dandalis, A
    Prasanna, VK
    [J]. ERSA 2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2001, : 36 - 42
  • [6] Predictability for Timing and Temperature in Multiprocessor System-on-Chip Platforms
    Thiele, Lothar
    Schor, Lars
    Bacivarov, Iuliana
    Yang, Hoeseok
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 12
  • [7] Automation tool to deploy Simulink models into Programmable System-on-Chip
    de Almeida, Alexandre A. A.
    Ferreira, Willian de A. P.
    da Silva, Alexandre C. R.
    [J]. 2016 12TH IEEE/IAS INTERNATIONAL CONFERENCE ON INDUSTRY APPLICATIONS (INDUSCON), 2016,
  • [8] An FPGA implementation of a snoop cache with synchronization for a multiprocessor System-On-Chip
    Yamawaki, Akira
    Iwane, Masahiko
    [J]. 2007 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, VOLS 1 AND 2, 2007, : 17 - 24
  • [9] Integrated data relocation and bus reconfiguration for adaptive System-on-Chip platforms
    Sekar, Krishna
    Lahiri, Kanishka
    Raghunathan, Anand
    Dey, Sujit
    [J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 726 - +
  • [10] Implementation of W-CDMA Slot Synchronization on a Reconfigurable System-on-Chip
    Garzia, Fabio
    Brunelli, Claudio
    Giliberto, Carmelo
    Airoldi, Roberto
    Nurmi, Jari
    [J]. 2008 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2008, : 37 - +