On the Utilization of System-on-Chip Platforms to Achieve Nanosecond Synchronization Accuracies in Substation Automation Systems

被引:18
|
作者
Moreira, Naiara [1 ]
Lazaro, Jesus [1 ]
Bidarte, Unai [1 ]
Jimenez, Jaime [1 ]
Astarloa, Armando [1 ]
机构
[1] Univ Basque Country, Dept Elect Technol, Bilbao 48013, Spain
关键词
System-on-chip; substation automation systems; communications; PROCESS BUS; PERFORMANCE;
D O I
10.1109/TSG.2015.2512440
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A synchronized common sense of time is a key factor for many smart grid applications, such as the sample value process bus operation. The precision time protocol (PTP), as defined in IEEE 1588-2008 standard, is highly recommended for substation communication networks, because it enables synchronization accuracies in the nanoseconds range through conventional Ethernet-based networks. This paper explores the implementation of PTP functionalities on new Xilinx Zynq-7000 all programmable system-on-chip (SoC) device. Different PTP master and slave implementations have been analyzed taking benefit from the flexibility of the SoC all programmable devices. The explored features go from simple only-software versions aided by PTP support of Gigabit Media Access Controllers (GMACs) embedded in the processor section to high-accuracy solutions that include custom PTP hardware in the logic section of the device. For each configuration approach, two different experimental setups based on two Zynq commercial low-cost boards has been built, and the protocol performance has been evaluated by measuring time offset between the pulse per second output signals of the master and the synchronized slave. The results obtained from this analysis show excellent accuracy results, with time offsets in the range of 40 ns and standard deviations of less than 10 ns.
引用
收藏
页码:1932 / 1942
页数:11
相关论文
共 50 条
  • [21] An intelligent partitioning approach of the system-on-chip for flexible and stretchable systems
    Changqing Xu
    Yi Liu
    Yintang Yang
    [J]. Science China Information Sciences, 2018, 61
  • [22] An intelligent partitioning approach of the system-on-chip for flexible and stretchable systems
    Xu, Changqing
    Liu, Yi
    Yang, Yintang
    [J]. SCIENCE CHINA-INFORMATION SCIENCES, 2018, 61 (06)
  • [23] Design and implementation of a nanosecond time-stamping readout system-on-chip for photo-detectors
    Anvar, Shebli
    Chateau, Frederic
    Le Provost, Herve
    Louis, Frederic
    Manolopoulos, Konstantinos
    Moudden, Yassir
    Vallage, Bertrand
    Zonca, Eric
    [J]. NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2014, 735 : 587 - 595
  • [24] A system level processor/communication co-exploration methodology for multi-processor system-on-chip platforms
    Wieferink, A
    Kogel, T
    Leupers, R
    Ascheid, G
    Meyr, H
    Braun, G
    Nohl, A
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1256 - 1261
  • [25] A System-On-Chip (SOC) Platform to Integrated Inertial Navigation Systems & GPS
    Garcia-Quinchia, Alex
    Yi-Guo
    Martin, Elena
    Ferrer, Carles
    [J]. ISIE: 2009 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, 2009, : 598 - +
  • [26] System-on-Chip FPGA Devices for Complex Electrical Energy Systems Control
    Monmasson, Eric
    Hilairet, Mickael
    Spagnuolo, Giovanni
    Cirstea, Marcian N.
    [J]. IEEE INDUSTRIAL ELECTRONICS MAGAZINE, 2022, 16 (02) : 53 - 64
  • [27] Crossroad system-on-chip communication architecture for low power embedded systems
    Chang, KC
    Shen, JS
    Chen, TF
    [J]. ESA '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS AND APPLICATIONS, 2005, : 151 - 157
  • [28] An Enhanced IEEE1588 Clock Synchronization for Link Delays Based on a System-on-Chip Platform
    Wei, Xiaohan
    Xiong, Xingzhong
    Luo, Zhongqiang
    Wang, Jianwu
    Cheng, Kaixing
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2021, 67 (02) : 289 - 294
  • [29] High speed interface for system-on-chip design by self-tested self-synchronization
    Mu, FH
    Svensson, C
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 516 - 519
  • [30] Design of Frequency Adjustment Algorithm for Time Synchronization of Substation Automation System According to IEC 61850 Standard
    Yi, Na
    He, Peng
    Yi, Yawen
    [J]. 2009 ASIA-PACIFIC POWER AND ENERGY ENGINEERING CONFERENCE (APPEEC), VOLS 1-7, 2009, : 2913 - +