A 21mW 15b 48MS/s Zero-Crossing Pipeline ADC in 0.13μm CMOS with 74dB SNDR

被引：0

作者：

Chang, Dong-Young ^{[1
]}

Munoz, Carlos ^{[2
]}

Daly, Denis ^{[2
]}

Shin, Soon-Kyun ^{[2
]}

Guay, Kevin ^{[2
]}

Thurston, Thomas ^{[2
]}

Lee, Hae-Seung ^{[3
]}

Gulati, Kush ^{[1
]}

Straayer, Matthew ^{[2
]}

机构：

[1] Maxim Integrated, San Jose, CA 95134 USA

[2] Maxim Integrated, North Chelmsford, MA USA

[3] MIT, Cambridge, MA 02139 USA

来源：

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：204 / +

页数：3

共 25 条

[21] A 10-bit 400-MS/s 160-mW 0.13-μm CMOS dual-channel pipeline ADC without channel mismatch calibration
Lee, Seung-Chul
Kim, Kwi-Dong
Kwon, Jong-Kee
Kim, Jongdae
Lee, Seung-Hoon
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (07) : 1596 - 1605
[22] A 400-MS/s 10-b 2-b/Step SAR ADC With 52-dB SNDR and 5.61-mW Power Dissipation in 65-nm CMOS
Liu, Qing
Shu, Wei
Chang, Joseph S.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (12) : 3444 - 3454
[23] A 1mW 71.5dB SNDR 50MS/s 13b Fully Differential Ring-Amplifier-Based SAR-Assisted Pipeline ADC
Lim, Yong
Flynn, Michael P.
2015 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2015, 58 : 458 - +
[24] A 30mW 10b 250MS/s Dual Channel SHA-Less Pipeline ADC in 0.18μm CMOS
Wen, Xiaoke
Wang, Rui
Yang, Siyu
Chen, Lei
Chen, Jinghong
2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 1004 - 1007
[25] A calibration-free 14b 70MS/s 3.3mm2 235mW 0.13um CMOS pipeline ADC with high-matching 3-D symmetric capacitors
Cho, Young-Jae
Lee, Kyung-Hoon
Choi, Hee-Cheol
Lee, Seung-Hoon
Moon, Kyoung-Ho
Kim, Jae-Whui
PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 485 - 488