Evaluation of the Impact of Random Computing Hardware Faults on the Performance of Convolutional Neural Networks

被引:0
|
作者
Valiev, Emil [1 ]
Morozov, Andrey [2 ]
Beyer, Michael [3 ]
Yusupova, Nafisa [1 ]
Janschek, Klaus [3 ]
机构
[1] Ufa State Aviat Tech Univ, Fac Informat & Robot, Ufa, Russia
[2] Univ Stuttgart, Inst Ind Automat & Software Engn, Stuttgart, Germany
[3] Tech Univ Dresden, Inst Automat, Dresden, Germany
关键词
deep learning; fault injection; random hardware faults; automated fault injection; Convolutional Neural Network; neural network fault tolerance;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Artificial Intelligence (AI) rapidly spreads across high-tech industries and enters almost every safety-critical area such as automotive, aerospace, and medical industries. However, like any other software, AI-based applications are prone to random hardware faults such as a random bit flip in CPU, RAM, or network. Therefore, it is essential to understand how various hardware faults affect the performance and accuracy of AI applications. This paper provides a general description and particular conceptual and implementational features of our recently introduced Fault Injection (FI) framework InjectTF2. InjectTF2 is developed using the TensorFlow 2 API and allows the user to specify fault parameters and perform layer-wise fault injection into the TensorFlow 2 neural networks. It enables the automated injection of random bitflips. The paper describes the software architecture of the framework. The framework is open source and freely available on the GitHub. The application of InjectTF2 is demonstrated with extensive fault injection experiments on a Convolutional Neural Network (CNN) trained using the GTSRB dataset. The experiments' results show how random bitflips in the outputs of the CNNs layers affect the classification accuracy. Such results support not only numerical analysis of reliability and safety characteristics but also help to identify the most critical CNN layers for more robust and fault-tolerant design.
引用
收藏
页码:307 / 312
页数:6
相关论文
共 50 条
  • [41] Hardware Acceleration Design of Convolutional Neural Networks Based on FPGA
    Zhang, Guoning
    Hu, Jing
    Li, Laiquan
    Jiang, Haoyang
    2024 9TH INTERNATIONAL CONFERENCE ON ELECTRONIC TECHNOLOGY AND INFORMATION SCIENCE, ICETIS 2024, 2024, : 11 - 15
  • [42] Hardware Accelerated Convolutional Neural Networks for Synthetic Vision Systems
    Farabet, Clement
    Martini, Berin
    Akselrod, Polina
    Talay, Selcuk
    LeCun, Yann
    Culurciello, Eugenio
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 257 - 260
  • [43] An Efficient Hardware Accelerator for Sparse Convolutional Neural Networks on FPGAs
    Lu, Liqiang
    Xie, Jiaming
    Huang, Ruirui
    Zhang, Jiansong
    Lin, Wei
    Liang, Yun
    2019 27TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2019, : 17 - 25
  • [44] Performance prediction of random variable-width microfluidic chips by convolutional neural networks
    Yu, Junnan
    Cheng, Yang
    Liu, Zixuan
    Qi, Yibo
    Yu, Jianfeng
    MICROELECTRONICS JOURNAL, 2023, 133
  • [45] Hardware implementations of neural networks and the Random Neural Network Chip (RNNC)
    Aybay, I
    Çerkez, C
    Halici, U
    Badaroglu, M
    ADVANCES IN COMPUTER AND INFORMATION SCIENCES '98, 1998, 53 : 157 - 161
  • [46] FAT: Training Neural Networks for Reliable Inference Under Hardware Faults
    Zahid, Ussama
    Gambardella, Giulio
    Fraser, Nicholas J.
    Blott, Michaela
    Vissers, Kees
    2020 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2020,
  • [47] Minimizing the effects of tolerance faults on hardware realizations of cellular neural networks
    Tetzlaff, R
    Kunz, R
    Geis, G
    Wolf, D
    CNNA 98 - 1998 FIFTH IEEE INTERNATIONAL WORKSHOP ON CELLULAR NEURAL NETWORKS AND THEIR APPLICATIONS - PROCEEDINGS, 1998, : 385 - 390
  • [48] A convolutional neural network tolerant of synaptic faults for low-power analog hardware
    Fieres, Johannes
    Meier, Karlheinz
    Schemmel, Johannes
    ARTIFICIAL NEURAL NETWORKS IN PATTERN RECOGNITION, PROCEEDINGS, 2006, 4087 : 122 - 132
  • [49] An Affordable Hardware-Aware Neural Architecture Search for Deploying Convolutional Neural Networks on Ultra-Low-Power Computing Platforms
    Garavagno, Andrea Mattia
    Ragusa, Edoardo
    Frisoli, Antonio
    Gastaldo, Paolo
    IEEE SENSORS LETTERS, 2024, 8 (05) : 1 - 4
  • [50] On the Impact of OxRAM-based Synapses Variability on Convolutional Neural Networks Performance
    Garbin, D.
    Vianello, E.
    Bichler, O.
    Azzaz, M.
    Rafhay, Q.
    Candelier, P.
    Gamrat, C.
    Ghibaudo, G.
    DeSalvo, B.
    Pemiola, L.
    PROCEEDINGS OF THE 2015 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH 15), 2015, : 193 - 198