Evaluation of the Impact of Random Computing Hardware Faults on the Performance of Convolutional Neural Networks

被引:0
|
作者
Valiev, Emil [1 ]
Morozov, Andrey [2 ]
Beyer, Michael [3 ]
Yusupova, Nafisa [1 ]
Janschek, Klaus [3 ]
机构
[1] Ufa State Aviat Tech Univ, Fac Informat & Robot, Ufa, Russia
[2] Univ Stuttgart, Inst Ind Automat & Software Engn, Stuttgart, Germany
[3] Tech Univ Dresden, Inst Automat, Dresden, Germany
关键词
deep learning; fault injection; random hardware faults; automated fault injection; Convolutional Neural Network; neural network fault tolerance;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Artificial Intelligence (AI) rapidly spreads across high-tech industries and enters almost every safety-critical area such as automotive, aerospace, and medical industries. However, like any other software, AI-based applications are prone to random hardware faults such as a random bit flip in CPU, RAM, or network. Therefore, it is essential to understand how various hardware faults affect the performance and accuracy of AI applications. This paper provides a general description and particular conceptual and implementational features of our recently introduced Fault Injection (FI) framework InjectTF2. InjectTF2 is developed using the TensorFlow 2 API and allows the user to specify fault parameters and perform layer-wise fault injection into the TensorFlow 2 neural networks. It enables the automated injection of random bitflips. The paper describes the software architecture of the framework. The framework is open source and freely available on the GitHub. The application of InjectTF2 is demonstrated with extensive fault injection experiments on a Convolutional Neural Network (CNN) trained using the GTSRB dataset. The experiments' results show how random bitflips in the outputs of the CNNs layers affect the classification accuracy. Such results support not only numerical analysis of reliability and safety characteristics but also help to identify the most critical CNN layers for more robust and fault-tolerant design.
引用
收藏
页码:307 / 312
页数:6
相关论文
共 50 条
  • [31] Performance evaluation of lightweight convolutional neural networks on retinal lesion segmentation
    Siebert, M.
    Rostalski, P.
    MEDICAL IMAGING 2022: COMPUTER-AIDED DIAGNOSIS, 2022, 12033
  • [32] Hardware implementation of random neural networks with reinforcement learning
    Kocak, Taskin
    ARTIFICIAL NEURAL NETWORKS - ICANN 2006, PT 1, 2006, 4131 : 321 - 329
  • [33] Complexity of Deep Convolutional Neural Networks in Mobile Computing
    Naeem, Saad
    Jamil, Noreen
    Khan, Habib Ullah
    Nazir, Shah
    COMPLEXITY, 2020, 2020
  • [34] A Survey of Convolutional Neural Networks on Edge with Reconfigurable Computing
    Vestias, Mario P.
    ALGORITHMS, 2019, 12 (08)
  • [35] CoNNa-Hardware accelerator for compressed convolutional neural networks
    Struharik, Rastislav J. R.
    Vukobratovic, Bogdan Z.
    Erdeljan, Andrea M.
    Rakanovic, Damjan M.
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 73
  • [36] Design of Convolutional Neural Networks Hardware Acceleration Based on FPGA
    Qin Huabiao
    Cao Qinping
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2019, 41 (11) : 2599 - 2605
  • [37] Hardware designs for convolutional neural networks: Memoryful, memoryless and cached
    de Franca, Alexandre B. Z.
    Oliveira, Fernanda D. V. R.
    Gomes, Jose Gabriel R. C.
    Nedjah, Nadia
    INTEGRATION-THE VLSI JOURNAL, 2024, 94
  • [38] Design of Convolutional Neural Networks Hardware Acceleration Based on FPGA
    Qin H.
    Cao Q.
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2019, 41 (11): : 2599 - 2605
  • [39] Multi-Precision Convolutional Neural Networks on Heterogeneous Hardware
    Amiri, Sam
    Hosseinabady, Mohammad
    McIntosh-Smith, Simon
    Nunez-Yanez, Jose
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 419 - 424
  • [40] Towards Hardware Trojan Resilient Design of Convolutional Neural Networks
    Sun, Peiyao
    Halak, Basel
    Kazmierski, Tomasz
    2022 IEEE 35TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (IEEE SOCC 2022), 2022, : 130 - 135