A Combinational Power Analysis Method against Cryptographic Hardware

被引:2
|
作者
Guo Zheng [1 ,3 ]
Gu Dawu [1 ]
Lu Haining [1 ]
Liu Junrong [1 ,3 ]
Xu Sen [1 ]
Bao Sigang [2 ]
Gu Haihua [2 ]
机构
[1] Shanghai Jiao Tong Univ, Sch Elect Informat & Elect Engn, Shanghai 200240, Peoples R China
[2] Shanghai Huahong Integrated Circuit Co Ltd, Shanghai 201203, Peoples R China
[3] Shanghai Viewsource Informat Sci & Technol Co Ltd, Shanghai 200241, Peoples R China
基金
中国国家自然科学基金;
关键词
cryptographic hardware; side channel attack; power analysis; combinational logic;
D O I
10.1109/CC.2015.7084387
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
Power analysis is a non-invasive attack against cryptographic hardware, which effectively exploits runtime power consumption characteristics of circuits. This paper proposes a new power model which combines Hamming Distance model and the model based on the template value of power consumption in combinational logic circuit. The new model can describe the power consumption characteristics of sequential logic circuits and those of combinational logic as well. The new model can be used to improve the existing power analysis methods and detect the information leakage of power consumption. Experimental results show that, compared to CPA(Correlation Power Analysis) method, our proposed attack which adopt the combinational model is more efficient in terms of the number of required power traces.
引用
收藏
页码:99 / 107
页数:9
相关论文
共 50 条
  • [31] A Novel Method for Power Analysis Based on Combinational Logic in Block Cipher Circuit
    GUO Zheng
    GU Dawu
    YUAN Kan
    LIU Junrong
    HE Yuming
    [J]. Chinese Journal of Electronics, 2014, 23 (01) : 151 - 156
  • [32] A Novel Method for Power Analysis Based on Combinational Logic in Block Cipher Circuit
    Guo Zheng
    Gu Dawu
    Yuan Kan
    Liu Junrong
    He Yuming
    [J]. CHINESE JOURNAL OF ELECTRONICS, 2014, 23 (01) : 151 - 156
  • [33] Quantitative Analysis of Timing Channel Security in Cryptographic Hardware Design
    Mao, Baolei
    Hu, Wei
    Althoff, Alric
    Matai, Janarbek
    Tai, Yu
    Mu, Dejun
    Sherwood, Timothy
    Kastner, Ryan
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (09) : 1719 - 1732
  • [34] Asynchronous cryptographic hardware design
    Teifel, John
    [J]. 2006: 40th Annual IEEE International Carnahan Conferences Security Technology, Proceedings, 2006, : 221 - 227
  • [35] Analysis of Data Dependence of Leakage Current in CMOS Cryptographic Hardware
    Giorgetti, Jacopo
    Scotti, Giuseppe
    Simonetti, Andrea
    Trifiletti, Alessandro
    [J]. GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 78 - 83
  • [36] Design and Analysis of Pairing Based Cryptographic Hardware for Prime Fields
    Ghosh, Santosh
    [J]. 2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 363 - 364
  • [37] Security and cryptographic hardware implementations
    Sklavos, N
    [J]. Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 768 - 769
  • [38] Differential power analysis for cryptographic ICs
    Chu Jie
    Zhao Qiang
    Ding Guoliang
    Deng Gaoming
    [J]. ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL IV, 2007, : 292 - 295
  • [39] Hardware Design of Cryptographic Accelerator
    Hulic, Michal
    Vokorokos, Liberios
    Adam, Norbert
    Fecil'ak, Peter
    [J]. 2018 IEEE 16TH WORLD SYMPOSIUM ON APPLIED MACHINE INTELLIGENCE AND INFORMATICS (SAMI 2018): DEDICATED TO THE MEMORY OF PIONEER OF ROBOTICS ANTAL (TONY) K. BEJCZY, 2018, : 201 - 206
  • [40] Smart grid and nuclear power plant security by integrating cryptographic hardware chip
    Kumar, Niraj
    Mishra, Vishnu Mohan
    Kumar, Adesh
    [J]. NUCLEAR ENGINEERING AND TECHNOLOGY, 2021, 53 (10) : 3327 - 3334