Implementation of finite lattices in VLSI for fault-state encoding in high-speed networks

被引：0

作者：

Döring, AC ^{[1
]}

Lustig, G ^{[1
]}

机构：

[1] Med Univ Lubeck, Inst Tech Informat, D-23538 Lubeck, Germany

来源：

PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS | 2000年 / 1800卷

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

In this paper the propagation of information about fault states and its implementation in high-speed networks is discussed. The algebraic concept of a lattice (partial ordered set with supremum and infimum) is used to describe the necessary operation. It turns out that popular algorithms can be handled this way. Using the properties of lattices efficient implementation options call be found.

引用

页码：1266 / 1275

页数：10

共 50 条

[1] Design and Implementation of VLSI for Finite State Entropy Encoding
Huang, Hai
Xing, Lin
Na, Ning
Zhang, Guoliang
Zhao, Shilei
Liu, Zhiwei
[J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2021, 33 (04): : 640 - 648
[2] A VLSI interval router for high-speed networks
Christian, BS
Zhang, CN
Mason, R
[J]. 1996 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING - CONFERENCE PROCEEDINGS, VOLS I AND II: THEME - GLIMPSE INTO THE 21ST CENTURY, 1996, : 154 - 157
[3] VLSI design and implementation of a high-speed Viterbi decoder
Li, Qing
Deng, Yunsong
Zeng, Xiaoyang
Gu, Yehua
[J]. Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2007, 44 (12): : 2143 - 2148
[4] High-speed VLSI implementation of IIR lattice filters
Feiste, KA
Swartzlander, EE
[J]. THIRTIETH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1997, : 1057 - 1062
[5] VLSI Implementation of High-speed SHA-256
Bai, Ling
Li, Shuguo
[J]. 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 131 - +
[6] VLSI design and implementation of high-speed Viterbi decoder
You, YX
Wang, JX
Lai, FC
Ye, YZ
[J]. 2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 64 - 68
[7] VLSI implementation of high-speed cellular automata encryption algorithm
Anghelescu, Petre
Sofron, Emil
Ionita, Silviu
[J]. CAS 2007 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2007, : 509 - 512
[8] VLSI design and implementation of a high-speed multicast switch fabric
Li, C.
Venkatesan, R.
Heys, H. M.
[J]. 2006 23RD BIENNIAL SYMPOSIUM ON COMMUNICATIONS, 2006, : 356 - +
[9] A High-Speed Pyramid Image Coding Algorithm for a VLSI Implementation
Sahinoglou, Haralambos
Cabrera, Sergio D.
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1991, 1 (04) : 369 - 374
[10] VLSI IMPLEMENTATION OF HIGH-SPEED 2-DIMENSIONAL STATE-SPACE RECURSIVE FILTERING
ZHANG, JY
STEENAART, W
[J]. 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1099 - 1102

← 1 2 3 4 5 →