Design and Implementation of VLSI for Finite State Entropy Encoding

被引：0
|
作者：
Huang, Hai [1 ]
Xing, Lin [2 ]
Na, Ning [2 ]
Zhang, Guoliang [3 ]
Zhao, Shilei [1 ]
Liu, Zhiwei [1 ]
机构：
[1] School of Software and Microelectronics, Harbin University of Science and Technology, Harbin,150080, China
[2] School of Computer Science and Technology, Harbin University of Science and Technology, Harbin,150080, China
[3] Ninth Research Institute, China Aerospace Science and Technology Corporation, Beijing,100094, China
来源：
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics | 2021年 / 33卷 / 04期
关键词：
D O I：
10.3724/SP.J.1089.2021.18575
中图分类号：
学科分类号：
摘要：
The Zstd (Zstandard) lossless compression algorithm that implemented by software is difficult to meet the de-mand of compression speed in specific application field when processing massive data. It is an effective solution to this problem by using the hardware acceleration scheme, especially for the hardware acceleration of FSE (fi-nite state entropy). Thus, a hardware implementation of the compression and decompression in FSE is proposed for Zstd. This scheme determines the optimal hardware acceleration step by fixing the size of compression table, reduces the storage space and improves the transmission speed by adding hardware modules of sequence map-ping, enhances the time of parallel processing by dividing the seven-stages of flow and realizes the architecture by software and hardware collaboration. The proposed architecture is implemented in the TSMC 55 nm process, and the highest frequency can reach 750 MHz. The experimental results show that compared with the software implementation, the speed of the whole compression is more than 9 times faster, the speed of the whole decompression is more than the 100 times faster. © 2021, Beijing China Science Journal Publishing Co. Ltd. All right reserved.
引用
收藏
页码：640 / 648
相关论文
共 50 条
  • [1] Implementation of finite lattices in VLSI for fault-state encoding in high-speed networks
    Döring, AC
    Lustig, G
    [J]. PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 2000, 1800 : 1266 - 1275
  • [2] State encoding of finite state machines for low power design
    Chen, DS
    Sarrafzadeh, M
    Yeap, GKH
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1996, 6 (06) : 649 - 661
  • [3] The impact of encoding algorithms on MPEG VLSI implementation
    Cheng, SC
    Hang, HM
    [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : C102 - C105
  • [4] VLSI dynamically reconfigurable hardware for finite state machine design and analyse
    Traore, D
    Gang, MZ
    [J]. 2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 734 - 738
  • [5] On the robustness of an analog VLSI implementation of a time encoding machine
    Kinget, PR
    Lazar, AA
    Tóth, LT
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4221 - 4224
  • [6] Design and implementation of parallel hierarchical finite state machines
    Sklyarov, Valery
    Skliarova, Iouliia
    [J]. 2008 SECOND INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRONICS, 2008, : 33 - 38
  • [7] Design and VLSI implementation of QMF banks
    Lu, CK
    Summerfield, S
    [J]. IEE PROCEEDINGS-VISION IMAGE AND SIGNAL PROCESSING, 2004, 151 (05): : 421 - 427
  • [8] DESIGN AND VLSI IMPLEMENTATION OF A SYSTOLIC CORRELATOR
    DEZAN, C
    GAUTRIN, E
    QUINTON, P
    [J]. ANNALES DES TELECOMMUNICATIONS-ANNALS OF TELECOMMUNICATIONS, 1991, 46 (1-2): : 69 - 77
  • [9] The virtual finite-state machine design and implementation paradigm
    FloraHolmquist, AR
    Morton, E
    OGrady, JD
    Staskauskas, MG
    [J]. BELL LABS TECHNICAL JOURNAL, 1997, 2 (01) : 96 - 113
  • [10] A VLSI DESIGN FOR THE PARALLEL FINITE STATE AUTOMATON AND ITS PERFORMANCE EVALUATION AS A HARDWARE SCANNER
    HURSON, AR
    [J]. INTERNATIONAL JOURNAL OF COMPUTER & INFORMATION SCIENCES, 1984, 13 (06): : 491 - 508
12345