EMA-based modeling of the surface potential and drain current of dual-material gate-all-around TFETs

被引:12
|
作者
Mishra, Varun [1 ]
Verma, Yogesh Kumar [1 ]
Verma, Prateek Kishor [1 ]
Gupta, Santosh Kumar [1 ]
机构
[1] Motilal Nehru Natl Inst Technol Allahabad, Allahabad, Uttar Pradesh, India
关键词
Tunnel field-effect transistor (TFET); Gate-all-around (GAA); Dual-material GAA-TFET; Band-to-band tunneling (BTBT); Evanescent mode; THRESHOLD VOLTAGE MODEL; TRANSISTORS; MOSFETS;
D O I
10.1007/s10825-018-1250-5
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An analytical model for the surface potential and drain current of dual-material gate-all-around tunnel field-effect transistors based on evanescent mode analysis (EMA) is introduced. In the EMA, the channel potential is a sum of the solutions of the one-dimensional (1D) Poisson equation and two-dimensional (2D) Laplace equation. The EMA is preferred over the parabolic approximation due to the invariance of the characteristic length (lambda) over the channel. The band-to-band tunneling rate is integrated over the tunneling volume to calculate the drain current. The accuracy of the model is evaluated by comparing it with results obtained from numerical simulations, revealing good agreement. The presented model could be easily integrated into commercial circuit simulators because of its accuracy and simplicity.
引用
收藏
页码:1596 / 1602
页数:7
相关论文
共 50 条
  • [41] Reliability Improvement of Gate-All-Around SONOS Memory by Joule Heat From Gate-Induced Drain Leakage Current
    Lee, Jung-Woo
    Han, Joon-Kyu
    Yu, Ji-Man
    Lee, Geon-Beom
    Tcho, Il-Woong
    Choi, Yang-Kyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (01) : 115 - 119
  • [42] Curing of Hot-Carrier Induced Damage by Gate-Induced Drain Leakage Current in Gate-All-Around FETs
    Park, Jun-Young
    Yun, Dae-Hwan
    Choi, Yang-Kyu
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (12) : 1909 - 1912
  • [43] Dual-Material Gate-Drain Overlapped DG-TFET Device for Low Leakage Current Design
    Sunil Kumar
    Balwant Raj
    Balwinder Raj
    Silicon, 2021, 13 : 1599 - 1607
  • [44] Gate-All-Around Charge Plasma-Based Dual Material Gate-Stack Nanowire FET for Enhanced Analog Performance
    Singh, Sarabdeep
    Raman, Ashish
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (07) : 3026 - 3032
  • [45] A Simplified Surface Potential Based Current Model for Gate-All-Around Carbon Nanotube Field Effect Transistor (GAA-CNFET)
    Dixit, Ankita
    Gupta, Navneet
    INTERNATIONAL JOURNAL OF NANOELECTRONICS AND MATERIALS, 2021, 14 (02): : 159 - 168
  • [46] Reply to 'Comment on "A compact drain current model of short-channel cylindrical gate-all-around MOSFETs"'
    Tsormpatzoglou, A.
    Tassis, D. H.
    Dimitriadis, C. A.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2014, 29 (03)
  • [47] Examining the design characteristics of a dual-material gate all-around tunnel FET for use in biosensing applications
    Senthil, Preethi
    Nanjappan, Vijayalakshmi
    ZEITSCHRIFT FUR PHYSIKALISCHE CHEMIE-INTERNATIONAL JOURNAL OF RESEARCH IN PHYSICAL CHEMISTRY & CHEMICAL PHYSICS, 2024, 238 (03): : 531 - 542
  • [48] ANN-Driven Modeling of Gate-All-Around Transistors Incorporating Complete Current Profiles
    Singhal, Anant
    Agarwal, Harshit
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2025, 24 : 110 - 114
  • [49] Subthreshold Modeling of Triple Material Gate-All-Around Junctionless Tunnel FET with Germanium and High-K Gate Dielectric Material
    Priya, G. Lakshmi
    Balamurugan, N. B.
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2018, 48 (01): : 53 - 61
  • [50] A pseudo two-dimensional subthreshold surface potential model for dual-material gate MOSFETs
    Baishya, S.
    Mallik, A.
    Sarkar, C. K.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (09) : 2520 - 2525