CAPILLARY WEDGE BONDING TECHNOLOGY FOR STACKED DIE PACKAGES

被引：0
|
作者：
Liu, Hao [1 ]
Zhou, Maopeng [1 ]
Duan, Xiansheng [1 ]
Lin, Jiantao [1 ]
Guo, Fangfang [1 ]
Sekine, Naoki [2 ]
机构：
[1] Ramaxel Technol Ltd, Engn Dept, Dongguan, Peoples R China
[2] Shinkawa Ltd, Global Engn Support Management Dept, Tokyo, Japan
来源：
2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC) | 2018年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
BSOB is currently widely used in flash memory BGA packages, which use fine gold wire to connect each layer of stacked flash chips, that can be 2, 4, 8 or even 16 layers, and finally connect them to BGA substrate. Due to its special process characters, dummy stud balls are needed for continuous wire bonding process to link different layers of flash chips. This special process occupies quite big capacity of wire bonding equipment. In this paper, a new wire bonding method, called Capillary Wedge Bonding (CWB), is introduced to perform interconnection for different layers of flash chips without or reducing the dummy stud balls. UPH is one of the key factors to be studied and compared, also ball shear, wire pull IMC and cratering test are included. The final packages reliability level with different wire bonding methods are also evaluated and compared.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] Design and development of stacked die technology solutions for memory packages
    Chong, DYR
    Liu, H
    Lim, BK
    Win, P
    Wang, CK
    Tan, HB
    Sun, AYS
    [J]. PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 23 - 28
  • [2] ULTRA WAFER THINNING AND DICING TECHNOLOGY FOR STACKED DIE PACKAGES
    Zhang, Renfu
    Liu, Hao
    Li, Bo
    Sugiya, Tetsukazu
    [J]. 2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
  • [3] Thermal issues in stacked die packages
    Rencz, M
    [J]. Twenty-First Annual IEEE Semiconductor Thermal Measurement and Management Symposium, Proceedings 2005, 2005, : 307 - 312
  • [4] Effect of die attach configuration in stacked die packages
    Zhang, J
    Todd, M
    Huneke, J
    [J]. PROCEEDINGS OF THE SIXTH IEEE CPMT CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP'04), 2004, : 231 - 235
  • [5] The study of silicon die stress in stacked die packages
    Yamada, Eiichi
    Abe, Kenji
    Suzuki, Yutaka
    Amagai, Masazumi
    [J]. EMAP 2005: International Symposium on Electronics Materials and Packaging, 2005, : 74 - 77
  • [6] Thermal characterization and modeling of stacked die packages
    Szabo, P.
    Rencz, M.
    Szekely, V.
    Poppe, A.
    Farkas, G.
    Courtois, B.
    [J]. Advances in Electronic Packaging 2005, Pts A-C, 2005, : 1575 - 1581
  • [7] Thermal characterization of stacked-die packages
    Zhang, L
    Howard, N
    Gumaste, V
    Poddar, A
    Nguyen, L
    [J]. TWENTIETH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS 2004, 2004, : 55 - 63
  • [8] Die stress analysis in stacked die chip scale packages (SCSP).
    Chaparala, Satish C.
    Andros, Frank E.
    Infantolino, Bill
    Sammakia, Bahgat G.
    Guttikonda, Satish C.
    Zhao, Julia
    Sengupta, Dipak
    [J]. ADVANCES IN ELECTRONIC PACKAGING 2005, PTS A-C, 2005, : 1397 - 1404
  • [9] Thermal characterization and compact modeling of stacked die packages
    Szabo, P.
    Poppe, A.
    Farkas, G.
    Szekely, V.
    Courtois, B.
    Rencz, M.
    [J]. 2006 PROCEEDINGS 10TH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONICS SYSTEMS, VOLS 1 AND 2, 2006, : 251 - +
  • [10] Thermal evaluation of two die stacked FBGA packages
    Krishnamoorthi., S.
    Zhu, W. H.
    Wang, C. K.
    Tan, H. B.
    Sun, Anthony Y. S.
    [J]. 2007 9TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2007, : 278 - 284
12345