Parameter Extraction Procedure for Vertical SiC Power JFET

被引:12
|
作者
Grekov, Alexander E. [1 ]
Chen, Zhiyang [1 ]
Fu, Ruiyun [1 ]
Hudgins, Jerry L. [2 ]
Mantooth, H. Alan [3 ]
Sheridan, David C. [4 ]
Casady, Jeff [4 ]
Santi, Enrico [1 ]
机构
[1] Univ S Carolina, Columbia, SC 29208 USA
[2] Univ Nebraska, Lincoln, NE 68588 USA
[3] Univ Arkansas, Fayetteville, AR 72701 USA
[4] SemiSouth Labs Inc, Starkville, MS 39759 USA
基金
美国国家科学基金会;
关键词
Junction field-effect transistor (JFET) switches; parameter extraction; power semiconductor devices; silicon carbide JFETs; MESFETS;
D O I
10.1109/TIA.2011.2155018
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A practical parameter extraction procedure for a power silicon carbide (SiC) junction field-effect transistor (JFET) is presented. The carrier mobility and carrier concentration are very important parameters, strongly affecting the device current capability and dynamic characteristics for a given design. When modeling JFETs, the values of these parameters are usually based on assumptions and given by a vendor in a range. As a result, model accuracy is compromised. In this paper, a step-by-step parameter extraction procedure is described that includes the extraction of mobility and carrier concentration in the channel and drift regions based on knowledge of device geometrical parameters. For the first time, carrier mobilities in the channel and drift regions of a power JFET are extracted individually. It is found that channel and drift region mobilities can be very different for a given device since they are strongly dependent on the fabrication process. The separate extraction of these two mobilities can also improve model accuracy in the case of imperfect knowledge of the device geometry. The developed procedure includes the extraction of empirical parameters describing the temperature dependence of mobilities in the channel and drift regions. A simple static I-V characterization and C-V measurements are the only measurements required for the parameter extraction. In this paper, the procedure is experimentally validated for both normally off (enhancement mode) and normally on (depletion mode) JFETs.
引用
收藏
页码:1862 / 1871
页数:10
相关论文
共 50 条
  • [1] Parameter Extraction Procedure for High Power SiC JFET
    Grekov, Alexander
    Chen, Zhiyang
    Santi, Enrico
    Hudgins, Jerry
    Mantooth, Alan
    Sheridan, David
    Casady, Jeff
    2009 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION, VOLS 1-6, 2009, : 1398 - +
  • [2] High Voltage SiC Vertical JFET for High Power RF Applications
    Hecht, Christian
    Elpelt, Rudolf
    Schoerner, Reinhold
    Irsigler, Roland
    Heid, Oliver
    SILICON CARBIDE AND RELATED MATERIALS 2011, PTS 1 AND 2, 2012, 717-720 : 1037 - +
  • [3] The Outlook for SiC Vertical JFET Technology
    Bhalla, Anup
    Li, Xueqing
    Alexandrov, Petre
    Dries, J. Christopher
    2013 1ST IEEE WORKSHOP ON WIDE BANDGAP POWER DEVICES AND APPLICATIONS (WIPDA), 2013, : 40 - 43
  • [4] Parameter Extraction Procedure for a Physics-Based Power SiC Schottky Diode Model
    Fu, Ruiyun
    Grekov, Alexander E.
    Peng, Kang
    Santi, Enrico
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2014, 50 (05) : 3558 - 3568
  • [5] Parameter Extraction Procedure for a Physics-based Power SiC Schottky Diode Model
    Fu, Ruiyun
    Grekov, Alexander
    Peng, Kang
    Santi, Enrico
    2013 TWENTY-EIGHTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2013), 2013, : 545 - 552
  • [6] Vertical power JFET in 4H-SiC with an implanted and trenched gate
    Zhao, JH
    Li, X
    Alexandrov, P
    Pan, M
    Weiner, M
    Burke, T
    Khalil, G
    2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 235 - 238
  • [7] Demonstration of SiC Vertical Trench JFET Reliability
    Speer, Kevin M.
    Chatty, Kiran
    Bondarenko, Volodymyr
    Sheridan, David C.
    Matocha, Kevin
    Casady, Jeffrey B.
    SILICON CARBIDE AND RELATED MATERIALS 2011, PTS 1 AND 2, 2012, 717-720 : 1017 - 1020
  • [8] SiC Power JFET Electrothermal Macromodel
    Masana, Francesc
    Chavarria, Javier
    Biel, Domingo
    Poveda, Alberto
    Guinjoan, Francesc
    Alarcon, Eduard
    MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, MIXDES 2013, 2013, : 444 - 447
  • [9] Fabrication of a SiC Double Gate Vertical Channel JFET and it's Application in Power Electronics
    Schoner, A.
    Bakowski, M.
    Malhan, R. K.
    Takeuchi, Y.
    Sugiyama, N.
    Rabkowski, J.
    Peftitsis, D.
    Ranstad, P.
    Nee, H. P.
    GALLIUM NITRIDE AND SILICON CARBIDE POWER TECHNOLOGIES 2, 2012, 50 (03): : 45 - 52
  • [10] Model for Power SiC Vertical JFET With Unified Description of Linear and Saturation Operating Regimes
    Chen, Zhiyang
    Grekov, Alexander E.
    Fu, Ruiyun
    Hudgins, Jerry L.
    Mantooth, H. Alan
    Sheridan, David C.
    Casady, Jeff
    Santi, Enrico
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2011, 47 (04) : 1853 - 1861