Parameter Extraction Procedure for Vertical SiC Power JFET

被引:12
|
作者
Grekov, Alexander E. [1 ]
Chen, Zhiyang [1 ]
Fu, Ruiyun [1 ]
Hudgins, Jerry L. [2 ]
Mantooth, H. Alan [3 ]
Sheridan, David C. [4 ]
Casady, Jeff [4 ]
Santi, Enrico [1 ]
机构
[1] Univ S Carolina, Columbia, SC 29208 USA
[2] Univ Nebraska, Lincoln, NE 68588 USA
[3] Univ Arkansas, Fayetteville, AR 72701 USA
[4] SemiSouth Labs Inc, Starkville, MS 39759 USA
基金
美国国家科学基金会;
关键词
Junction field-effect transistor (JFET) switches; parameter extraction; power semiconductor devices; silicon carbide JFETs; MESFETS;
D O I
10.1109/TIA.2011.2155018
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A practical parameter extraction procedure for a power silicon carbide (SiC) junction field-effect transistor (JFET) is presented. The carrier mobility and carrier concentration are very important parameters, strongly affecting the device current capability and dynamic characteristics for a given design. When modeling JFETs, the values of these parameters are usually based on assumptions and given by a vendor in a range. As a result, model accuracy is compromised. In this paper, a step-by-step parameter extraction procedure is described that includes the extraction of mobility and carrier concentration in the channel and drift regions based on knowledge of device geometrical parameters. For the first time, carrier mobilities in the channel and drift regions of a power JFET are extracted individually. It is found that channel and drift region mobilities can be very different for a given device since they are strongly dependent on the fabrication process. The separate extraction of these two mobilities can also improve model accuracy in the case of imperfect knowledge of the device geometry. The developed procedure includes the extraction of empirical parameters describing the temperature dependence of mobilities in the channel and drift regions. A simple static I-V characterization and C-V measurements are the only measurements required for the parameter extraction. In this paper, the procedure is experimentally validated for both normally off (enhancement mode) and normally on (depletion mode) JFETs.
引用
收藏
页码:1862 / 1871
页数:10
相关论文
共 50 条
  • [31] Characterization of normally-off SiC vertical JFET devices and inverter circuits
    Lai, JS
    Yu, H
    Zhang, J
    Alexandrov, P
    Li, Y
    Zhao, JH
    Sheng, K
    Hefner, A
    CONFERENCE RECORD OF THE 2005 IEEE INDUSTRY APPLICATIONS CONFERENCE, VOLS 1-4, 2005, : 404 - 409
  • [32] Switching Performance Comparison of the SiC JFET and the SiC JFET/Si MOSFET Cascode Configuration
    Rodriguez, Alberto
    Fernandez, Marcos
    Hernando, Marta M.
    Lamar, Diego. G.
    Arias, Manuel
    Sebastian, Javier
    2013 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2013, : 472 - 479
  • [33] The use of a formal optimisation procedure in automatic parameter extraction of power semiconductor devices
    Bryant, AT
    Palmer, PR
    Hudgins, JL
    Santi, E
    Kang, X
    PESC'03: 2003 IEEE 34TH ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-4, CONFERENCE PROCEEDINGS, 2003, : 822 - 827
  • [34] Fabrication and testing of 4500 V SiC SBD and JFET power modules
    He, Junwei
    Chen, Sizhe
    Ren, Na
    Bai, Song
    Tao, Yonghong
    Liu, Ao
    Sheng, Kuang
    Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2015, 30 (17): : 63 - 69
  • [35] Electrical Properties of Optically Triggered SiC JFET for Power Electronic Application
    Shrestha, Nirajman
    Mazumder, Sudip K.
    Voss, Lars
    2021 IEEE 12TH INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS FOR DISTRIBUTED GENERATION SYSTEMS (PEDG), 2021,
  • [36] A high power density SiC-JFET-based Matrix Converter
    de Lillo, Liliana
    Empringham, Lee
    Schulz, Martin
    Wheeler, Patrick
    PROCEEDINGS OF THE 2011-14TH EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE 2011), 2011,
  • [37] SiC smart power JFET technology for high-temperature applications
    Sankin, I.
    Bondarenko, V.
    Kelley, R.
    Casady, J. B.
    SILICON CARBIDE AND RELATED MATERIALS 2005, PTS 1 AND 2, 2006, 527-529 : 1207 - 1210
  • [38] Switching Performance Comparison of the SiC JFET and SiC JFET/Si MOSFET Cascode Configuration
    Rodriguez Alonso, Alberto
    Fernandez Diaz, Marcos
    Lamar, Diego. G.
    Arias Perez de Azpeitia, Manuel
    Hernando, Marta M.
    Sebastian, Javier
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2014, 29 (05) : 2428 - 2440
  • [39] Power Factor Correction using an Enhancement-mode SiC JFET
    Kelley, R. L.
    Mazzola, M.
    Morrison, S.
    Draper, W.
    Sankin, I.
    Sheridan, D.
    Casady, J.
    2008 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-10, 2008, : 4766 - +
  • [40] Electrical Properties of Optically Triggered SiC JFET for Power Electronic Application
    Shrestha, Nirajman
    Mazumder, Sudip K.
    Voss, Lars
    2021 IEEE 12TH INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS FOR DISTRIBUTED GENERATION SYSTEMS (PEDG), 2021,