Novel High-Performance and Cost Effective Soft Error Hardened Flip-Flop Design for Nanoscale CMOS Technology

被引：0
|
作者：
Li, Hong-Chen [1 ]
Xiao, Li-Yi [1 ]
Li, Jie [1 ]
Liu, He [1 ]
机构：
[1] Harbin Inst Technol, Microelect Ctr, Harbin 150001, Heilongjiang, Peoples R China
来源：
2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON) | 2019年
关键词：
LATCH DESIGN; CELL;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We proposed a novel High Performance and Cost Effective (HPCE) soft error resilient Flip-Flop (FF) in 65nm technology in this paper. By adding XOR gates and the shadow latch controlled by pulsed clock, the proposed FF can detect and correct the SETs, the SEUs, and the TEs on the fly. Simulation results have indicated that compared with other state of the art soft error hardened FFs, the HPCE FF has higher reliability, lower cost and higher performance.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] A Soft Error Detection and Recovery Flip-Flop for Aggressive Designs With High-Performance
    Li, Jie
    Xiao, Liyi
    Li, Hongchen
    Cao, Xuebing
    Wang, Chenxu
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2022, 22 (02) : 223 - 231
  • [2] High Robust and Low Cost Soft Error Hardened Latch Design for Nanoscale CMOS Technology
    Li, Hong-Chen
    Xiao, Li-Yi
    Li, Jie
    Cao, Xue-Bing
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1178 - 1180
  • [3] A RADIATION HARDENED SCAN FLIP-FLOP DESIGN WITH BUILT-IN SOFT ERROR RESILIENCE
    Wang, Qiushi
    Jin, Lin
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [4] A Low-Overhead Radiation Hardened Flip-Flop Design for Soft Error Detection
    Li, Jie
    Xiao, Li-Yi
    Li, Hong-Chen
    Qi, Chun-Hua
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1175 - 1177
  • [5] Low-Cost Resilient Radiation Hardened Flip-Flop Design
    Xiao, Liyi
    Qi, Chunhua
    Wang, Tianqi
    Li, Hongchen
    Li, Jiaqiang
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 222 - 225
  • [6] Design and Analysis of High-Performance and Low-Power Quaternary Latch, Quaternary D Flip-Flop and XY Flip-Flop
    Shadwani, Mayank
    Bansal, Urvashi
    INDIAN JOURNAL OF PURE & APPLIED PHYSICS, 2022, 60 (12) : 1004 - 1015
  • [7] A Highly Reliable SEU Hardened Latch and High Performance SEU Hardened Flip-Flop
    Islam, Riadul
    2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 347 - 352
  • [8] Two Double-Node-Upset-Hardened Flip-Flop Designs for High-Performance Applications
    Yan, Aibin
    Cao, Aoran
    Huang, Zhengfeng
    Cui, Jie
    Ni, Tianming
    Girard, Patrick
    Wen, Xiaoqing
    Zhang, Jiliang
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2023, 11 (04) : 1070 - 1081
  • [9] High Reliability Soft Error Hardened Latch Design for Nanoscale CMOS Technology using PVT Variation
    T. Dhanushya
    T. Latha
    Wireless Personal Communications, 2023, 128 : 1471 - 1487
  • [10] Design of soft error correction flip-flop cells for highly reliable applications
    Li, Hongchen
    Zhao, Xiaofeng
    Li, Jie
    MICROELECTRONICS RELIABILITY, 2024, 152
12345