Latin Hypercube Initialization Strategy for Design Space Exploration of Deep Neural Network Architectures

被引:3
|
作者
Medeiros, Heitor R. [1 ]
Izidio, Diogo M. F. [1 ]
Ferreira, Antonyus P. do A. [1 ]
Barros, Edna N. da S. [2 ]
机构
[1] Univ Fed Pernambuco, Ctr Strateg Technol Northeast, Recife, PE, Brazil
[2] Univ Fed Pernambuco, Recife, PE, Brazil
关键词
latin hypercube; initialization strategies; architecture search; deep learning;
D O I
10.1145/3319619.3321922
中图分类号
O1 [数学];
学科分类号
0701 ; 070101 ;
摘要
In recent decades, deep learning approaches have shown impressive results in many applications. However, most of these approaches rely on manually crafted architectures for a specific task in large design space, allowing room for sub-optimal designs, which are more prone to be stuck in local minima and to overfit. Therefore, there is considerable motivation in performing architecture search for solving a specific task. In this work, we propose an initialization technique for design space exploration of deep neural networks architectures based on Latin Hypercube Sampling (El IS). When compared with random initialization using standard datasets in machine learning such as MNIST, and CIFAR-10, the proposed approach shows to be promissory on the neural architectural search domain, outperforming the commonly used random initialization.
引用
收藏
页码:295 / 296
页数:2
相关论文
共 50 条
  • [31] Optimizing Deep Neural Network Architectures: an overview
    Bouzar-Benlabiod, Lydia
    Rubin, Stuart H.
    Benaida, Amel
    2021 IEEE 22ND INTERNATIONAL CONFERENCE ON INFORMATION REUSE AND INTEGRATION FOR DATA SCIENCE (IRI 2021), 2021, : 25 - 32
  • [32] Asynchronous evolution of deep neural network architectures
    Liang, Jason
    Shahrzad, Hormoz
    Miikkulainen, Risto
    APPLIED SOFT COMPUTING, 2024, 152
  • [33] GANDSE: Generative Adversarial Network-based Design Space Exploration for Neural Network Accelerator Design
    Feng, Lang
    Liu, Wenjian
    Guo, Chuliang
    Tang, Ke
    Zhuo, Cheng
    Wang, Zhongfeng
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2023, 28 (03)
  • [34] Design Space Exploration of RISC Architectures Using Retargetability
    Arora, Harsh
    Gupta, Abhinav
    Singhai, Raunak
    Purwar, Diptanshu
    2015 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2015,
  • [35] Fast design space exploration method for reconfigurable architectures
    Bossuet, L
    Gogniat, G
    Philippe, JL
    ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2003, : 65 - 71
  • [36] Design space exploration of HSDPA subsystem algorithms and architectures
    Ge, YQ
    Wellig, A
    Zory, J
    VTC2004-SPRING: 2004 IEEE 59TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-5, PROCEEDINGS, 2004, : 1246 - 1250
  • [37] Efficient Design Space Exploration and Optimization for Electrical Architectures
    Rao, Lei
    SAE INTERNATIONAL JOURNAL OF PASSENGER CARS-ELECTRONIC AND ELECTRICAL SYSTEMS, 2015, 8 (01): : 56 - 59
  • [38] Improved weight initialization for deep and narrow feedforward neural network
    Lee, Hyunwoo
    Kim, Yunho
    Yang, Seung Yeop
    Choi, Hayoung
    NEURAL NETWORKS, 2024, 176
  • [39] Design Space Exploration of FPGA-Based Deep Convolutional Neural Networks
    Motamedi, Mohammad
    Gysel, Philipp
    Akella, Venkatesh
    Ghiasi, Soheil
    2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 575 - 580
  • [40] Improving Performance Estimation for Design Space Exploration for Convolutional Neural Network Accelerators
    Ferianc, Martin
    Fan, Hongxiang
    Manocha, Divyansh
    Zhou, Hongyu
    Liu, Shuanglong
    Niu, Xinyu
    Luk, Wayne
    ELECTRONICS, 2021, 10 (04) : 1 - 14