Application of cobalt salicide in sub-quarter micron ULSI

被引：0
|
作者：
Bai, G [1 ]
Stivers, A [1 ]
机构：
[1] INTEL CORP,SANTA CLARA,CA
来源：
SILICIDE THIN FILMS - FABRICATION, PROPERTIES, AND APPLICATIONS | 1996年 / 402卷
关键词：
D O I：
暂无
中图分类号：
TB3 [工程材料学];
学科分类号：
0805 ; 080502 ;
摘要：
引用
收藏
页码：215 / 220
页数：6
相关论文
共 50 条
  • [41] Device performance improvement based on transient enhanced diffusion suppression in the deep sub-quarter micron scale
    Kim, Hyun-Sik
    Ahn, Jong-Hyon
    Lee, Duk-Min
    Yoo, Kwang-Dong
    Lee, Soo-Cheol
    Suh, Kwang-Pyuk
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2000, 39 (5 B): : 2172 - 2176
  • [42] Lithographic performance at sub-quarter micron using DUV stepper with off-axis illumination technology
    Dai, CM
    OPTICAL MICROLITHOGRAPHY IX, 1996, 2726 : 94 - 101
  • [43] The effect of polysilicon doping on the reverse short-channel effect in sub-quarter micron NMOS transistors
    Sadovnikov, A
    Kalnitsky, A
    Bergemont, A
    Hopper, P
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (02) : 393 - 395
  • [44] RECENT DEVELOPMENTS FOR SUB-QUARTER MICROMETER FABRICATION
    ROUSSEAUX, F
    HAGHIRIGOSNET, AM
    CHEN, Y
    RAVET, MF
    LAUNOIS, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1992, 31 (12B): : 4520 - 4524
  • [45] Low-resistivity noble integrated clustered electrode (NICE) WSix polycide and its application to a deep sub-quarter micron CMOS
    Byun, JS
    Park, JS
    Lee, BH
    Sohn, DK
    Park, JW
    Kim, JJ
    Hwang, JM
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 119 - 122
  • [46] Accurate doping profile determination using TED/QM models extensible to sub-quarter micron nMOSFETs
    VandeVoorde, P
    Griffin, PB
    Yu, Z
    Oh, SY
    Dutton, RW
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 811 - 814
  • [47] Study of Cu contamination during copper integration in a Dual Damascene architecture for sub-quarter micron technology
    Torres, J
    Palleau, J
    Motte, P
    Tardif, F
    Bernard, H
    PROCEEDINGS OF THE IEEE 1998 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 1998, : 232 - 234
  • [48] Device performance improvement based on transient enhanced diffusion suppression in the deep sub-quarter micron scale
    Kim, HS
    Ahn, JH
    Lee, DM
    Yoo, KD
    Lee, SC
    Suh, KP
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2000, 39 (4B): : 2172 - 2176
  • [49] Sub-quarter micron logic-gate-pattern fabrication using halftone phase-shifting masks
    NTT System Electronics Lab, Kanagawa, Japan
    Jpn J Appl Phys Part 1 Regul Pap Short Note Rev Pap, 12 B (7504-7511):
  • [50] A highly reliable self-planarizing low-k intermetal dielectric for sub-quarter micron interconnects
    Matsuura, M
    Tottori, I
    Goto, K
    Maekawa, K
    Mashiko, Y
    Hirayama, M
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 785 - 788
12345