Application of cobalt salicide in sub-quarter micron ULSI

被引：0
|
作者：
Bai, G [1 ]
Stivers, A [1 ]
机构：
[1] INTEL CORP,SANTA CLARA,CA
来源：
SILICIDE THIN FILMS - FABRICATION, PROPERTIES, AND APPLICATIONS | 1996年 / 402卷
关键词：
D O I：
暂无
中图分类号：
TB3 [工程材料学];
学科分类号：
0805 ; 080502 ;
摘要：
引用
收藏
页码：215 / 220
页数：6
相关论文
共 50 条
  • [31] Leakage Current in Sub-Quarter Micron MOSFET: A Perspective on Stressed Delta IDDQ Testing
    Oleg Semenov
    Arman Vassighi
    Manoj Sachdev
    Journal of Electronic Testing, 2003, 19 : 341 - 352
  • [32] Sub-quarter micron poly-Si etching with positive pulse biasing technique
    Kofuji, N
    Tsujimoto, K
    Mizutani, T
    1996 1ST INTERNATIONAL SYMPOSIUM ON PLASMA PROCESS-INDUCED DAMAGE, 1996, : 234 - 236
  • [33] Sub-quarter micron SRAM cells stability in low-voltage operation: A comparative analysis
    Semenov, O
    Pavlov, A
    Sachdev, M
    2002 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP - FINAL REPORT, 2002, : 168 - 171
  • [34] High performance 20Å NO oxynitride for gate dielectric in deep sub-quarter micron CMOS technology
    Maiti, B
    Tobin, PJ
    Misra, V
    Hegde, RI
    Reid, KG
    Gelatos, C
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 651 - 654
  • [35] Sub-quarter micron Si-gate CMOS with ZrO2 gate dielectric
    Hobbs, C
    Dip, L
    Reid, K
    Gilmer, D
    Hegde, R
    Ma, T
    Taylor, B
    Cheng, B
    Samavedam, S
    Tseng, H
    Weddington, D
    Huang, F
    Farber, D
    Schippers, M
    Rendon, M
    Prabhu, L
    Rai, R
    Bagchi, S
    Conner, J
    Backer, S
    Dumbuya, F
    Locke, J
    Workman, D
    Tobin, P
    2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2001, : 204 - 207
  • [36] Process integration issues for interlevel dielectric materials for sub-quarter micron silicon integrated circuits
    Parihar, V
    Singh, R
    LOW-DIELECTRIC CONSTANT MATERIALS IV, 1998, 511 : 241 - 246
  • [37] Overview of Cu contamination during integration in a dual damascene architecture for sub-quarter micron technology
    Torres, J
    Palleau, J
    Tardiff, F
    Bernard, H
    Beverina, A
    Motte, P
    Pantel, R
    Juhel, M
    MICROELECTRONIC ENGINEERING, 2000, 50 (1-4) : 425 - 431
  • [38] Characterization of the HDP-CVD oxide as interlayer dielectric material for sub-quarter micron CMOS
    Kim, JW
    Lee, JB
    Hong, JG
    Hwang, BK
    Kim, ST
    Han, MS
    PROCEEDINGS OF THE IEEE 1998 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 1998, : 274 - 276
  • [39] The impact of photoresist taper and implant tilt angle on the interwell isolation of sub-quarter micron CMOS technologies
    Gilbert, P
    Grant, J
    Tsui, P
    King, C
    Taylor, W
    Wimmer, K
    MICROELECTRONIC DEVICE TECHNOLOGY, 1997, 3212 : 228 - 235
  • [40] The impact of high pressure dry O-2 oxidation on sub-quarter micron planarized LOCOS
    Yamashita, T
    Kuroi, T
    Uchida, T
    Komori, S
    Kobayashi, K
    Inuishi, M
    Miyoshi, H
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 821 - 824
12345