A novel multiple-valued CMOS flip-flop employing multiple-valued clock

被引：4
|
作者：
Xia, YS
Wang, LY
Almaini, AEA
机构：
[1] Napier Univ, Sch Engn, Edinburgh EH10 5DT, Midlothian, Scotland
[2] Ningbo Univ, Sch Informat & Engn Sci, Ningbo 315211, Peoples R China
来源：
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY | 2005年 / 20卷 / 02期
关键词：
CMOS; flip-flops; multiple-valued clock; multiple-valued logic;
D O I：
10.1007/s11390-005-0237-4
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A new CMOS quaternary D flip-flop is implemented employing a multiple-valued clock. PSpice simulation shows that the proposed flip-flop has correct operation. Compared with traditional multiple-valued flip-flops, the proposed multiple-valued CMOS flip-flop is characterized by improved storage capacity, flexible logic structure and reduced power dissipation.
引用
收藏
页码：237 / 242
页数：6
相关论文
共 50 条
  • [21] A CMOS LATCH CIRCUIT FOR MULTIPLE-VALUED BIDIRECTIONAL CURRENT SIGNALS
    CURRENT, KW
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1993, 74 (05) : 717 - 725
  • [22] THE ASSESSMENT OF SINGLE-VALUED AND MULTIPLE-VALUED INDEXES
    BARBER, DC
    TINDALE, WB
    [J]. BRITISH JOURNAL OF RADIOLOGY, 1988, 61 (729): : 869 - 869
  • [23] Basic multiple-valued functions using recharge CMOS logic
    Berg, Y
    Aunet, S
    Noess, O
    Mirmotahari, O
    [J]. 34TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2004, : 346 - 351
  • [24] Synthesis of quantum multiple-valued circuits
    Miller, D. Michael
    Maslov, Dmitri
    Dueck, Gerhard W.
    [J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2006, 12 (5-6) : 431 - 450
  • [25] A novel floating-gate multiple-valued CMOS full-adder
    Berg, Y
    Aunet, S
    Næss, O
    Hagen, O
    Hovin, M
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 877 - 880
  • [26] On the size of multiple-valued decision diagrams
    Miller, DM
    Dueck, GW
    [J]. 33RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2003, : 235 - 240
  • [27] A review of multiple-valued memory technology
    Gulak, PG
    [J]. 1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, : 222 - 231
  • [28] Multiple-Valued Random Digit Extraction
    Thornton, Micah A.
    Thornton, Mitchell A.
    [J]. 2018 IEEE 48TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2018), 2018, : 162 - 167
  • [29] From continuous to multiple-valued data
    Popel, DV
    [J]. 33RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2003, : 367 - 372
  • [30] PLI logic for multiple-valued functions
    Falkowski, BJ
    Rahardja, S
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2001, 148 (01): : 7 - 14
12345