Algorithm and architecture design of cache system for Motion Estimation in High Definition H.264/AVC

被引:0
|
作者
Chen, Wei-Yin [1 ]
Ding, Li-Fu [1 ]
Tsung, Pei-Kuei [1 ]
Chen, Liang-Gee [1 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, DSP IC Design Lab, Taipei 10764, Taiwan
关键词
video coding; cache memories; motion analysis; Motion Estimation; H.264/AVC;
D O I
暂无
中图分类号
O42 [声学];
学科分类号
070206 ; 082403 ;
摘要
High Definition (HD) video compression enables vivid reproduction of scenes. However, Motion Estimation (ME) requires large memory capacity and huge memory bandwidth, which are undesirable in many platforms including ASIC and SoC. In this paper, an algorithm and architecture design of cache system and fast ME in HD H.264/AVC are proposed. With the proposed cache system and hardware-oriented fast ME algorithm, the rate-distortion performance is maintained within 0.03dB difference, the size of on-chip memory reduced to only 10% to 21% of original size, while the external memory bandwidth from cache refill is also 18% to 56% less than that of level C data reuse scheme with vertical +/- 64 search range.
引用
收藏
页码:2193 / 2196
页数:4
相关论文
共 50 条
  • [1] LOW POWER CACHE ALGORITHM AND ARCHITECTURE DESIGN FOR FAST MOTION ESTIMATION IN H.264/AVC ENCODER SYSTEM
    Tsai, Chuan-Yung
    Chung, Chen-Han
    Chen, Yu-Han
    Chen, Tung-Chien
    Chen, Liang-Gee
    [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PTS 1-3, 2007, : 97 - +
  • [2] UMHexagonS algorithm based motion estimation architecture for H.264/AVC
    Rahman, CA
    Badawy, W
    [J]. Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 207 - 210
  • [3] Algorithm and Architecture for Quarter Pixel Motion Estimation for H.264/AVC
    Chatterjee, Sumit K.
    Chakrabarti, Indrajit
    [J]. 2013 FOURTH NATIONAL CONFERENCE ON COMPUTER VISION, PATTERN RECOGNITION, IMAGE PROCESSING AND GRAPHICS (NCVPRIPG), 2013,
  • [4] Low complexity high quality fractional motion estimation algorithm and architecture design for H.264/AVC
    Su, Ching-Lung
    Yang, Wei-Sen
    Chen, Ya-Li
    Li, Yao
    Chen, Ching-Wen
    Guo, Jiun-In
    Tseng, Shau-Yin
    [J]. 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 578 - +
  • [5] VLSI Architecture Design of Fractional Motion Estimation for H.264/AVC
    Yi-Hau Chen
    Tung-Chien Chen
    Shao-Yi Chien
    Yu-Wen Huang
    Liang-Gee Chen
    [J]. Journal of Signal Processing Systems, 2008, 53 : 335 - 347
  • [6] VLSI Architecture Design of Fractional Motion Estimation for H.264/AVC
    Chen, Yi-Hau
    Chen, Tung-Chien
    Chien, Shao-Yi
    Huang, Yu-Wen
    Chen, Liang-Gee
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 53 (03): : 335 - 347
  • [7] An Adaptive Motion Estimation Architecture for H.264/AVC
    Song, Yang
    Akoglu, Ali
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 73 (02): : 161 - 179
  • [8] An Adaptive Motion Estimation Architecture for H.264/AVC
    Yang Song
    Ali Akoglu
    [J]. Journal of Signal Processing Systems, 2013, 73 : 161 - 179
  • [9] A multiframe motion estimation architecture for H.264/AVC
    Cho, Chuan-Yu
    Chang, Sheng-Kai
    Wang, Jia-Shung
    [J]. 2006 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, ICIP 2006, PROCEEDINGS, 2006, : 1357 - +
  • [10] Adaptive motion estimation algorithm for H.264/AVC
    Momcilovic, Svetislay
    Roma, Nuno
    Sousa, Leonel
    [J]. PROCEEDINGS OF THE 2007 15TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING, 2007, : 519 - +