An FPGA based Parallel Implementation for Point Cloud Neural Network

被引:0
|
作者
Zheng, Xitao [1 ]
Zhu, Mingcheng [1 ]
Xu, Yuan [2 ]
Li, Yutong [2 ]
机构
[1] Shenzhen Univ, Sch Informat & Elect Engn, Shenzhen 518060, Peoples R China
[2] Shenzhen Technol Univ, Coll Big Data & Internet, Shenzhen 518060, Peoples R China
关键词
FPGA; Pointnet; Accelerator; CNN;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Point cloud is an important type of data structure for 3d visual information processing. Convolutional Neural Networks(CNNs) like Pointnet [4] are proposed for effective feature learning of point clouds recently. Pointnet is a novel type of neural network that directly consumes point clouds whcih can select informative points. In this paper, we design a fast, low-power FPGA accelerator for Pointnet. Most of the current FPGA accelerators currently do not handle point cloud data very well. The network designed for the FPGA implement, called O-Pointnet, optimizes Pointnet's nonlinear implementation, multi-layer sensing layer and maximum pooling layer by analyzing the implementation of the network and the space-time complexity. Experiments show that the computational performance is 1.208 GMAC/s with 2.149W power dissipation, and the the accuracy rate of the O-Pointnet is 88.48%, which outperforms previous approaches.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Implementation of neural network hardware based on a floating point operation in an FPGA
    Kim, Jeong-Seob
    Jung, Seul
    [J]. ICMIT 2007: MECHATRONICS, MEMS, AND SMART MATERIALS, PTS 1 AND 2, 2008, 6794
  • [2] A Highly Parallel FPGA Implementation of Sparse Neural Network Training
    Dey, Sourya
    Chen, Diandian
    Li, Zongyang
    Kundu, Souvik
    Huang, Kuan-Wen
    Chugg, Keith M.
    Beerel, Peter A.
    [J]. 2018 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2018,
  • [3] A Parallel BP Neural Network Based on the FPGA
    Guo Yu-Hui
    Zhou De-Tai
    Qian Xiang-Ping
    Zeng Xian-Qiang
    [J]. MEASUREMENT TECHNOLOGY AND ITS APPLICATION, PTS 1 AND 2, 2013, 239-240 : 1541 - +
  • [4] Parallel Fixed Point Implementation of a Radial Basis Function Network in an FPGA
    de Souza, Alisson C. D.
    Fernandes, Marcelo A. C.
    [J]. SENSORS, 2014, 14 (10) : 18223 - 18243
  • [5] FPGA parallel implementation of CMAC type neural network with on chip learning
    Brassai, S. T.
    Bako, L.
    Dan, S.
    [J]. SACI 2007: 4TH INTERNATIONAL SYMPOSIUM ON APPLIED COMPUTATIONAL INTELLIGENCE AND INFORMATICS, PROCEEDINGS, 2007, : 111 - +
  • [6] FPGA-based parallel implementation to classify Hyperspectral images by using a Convolutional Neural Network
    Baba, Abdullatif
    Bonny, Talal
    [J]. INTEGRATION-THE VLSI JOURNAL, 2023, 92 : 15 - 23
  • [7] Neural network implementation on a FPGA
    Chen, YJ
    du Plessis, WP
    [J]. 2002 IEEE AFRICON, VOLS 1 AND 2: ELECTROTECHNOLOGICAL SERVICES FOR AFRICA, 2002, : 337 - 342
  • [8] A neural network FPGA implementation
    Coric, S
    Latinovic, I
    Pavasovic, A
    [J]. NEUREL 2000: PROCEEDINGS OF THE 5TH SEMINAR ON NEURAL NETWORK APPLICATIONS IN ELECTRICAL ENGINEERING, 2000, : 117 - 120
  • [9] Digital Recognition Based on Neural Network and FPGA Implementation
    Zhang, Chaoyue
    Wang, Yu
    Guo, Jinxu
    Zhang, Hao
    [J]. 2017 NINTH INTERNATIONAL CONFERENCE ON INTELLIGENT HUMAN-MACHINE SYSTEMS AND CYBERNETICS (IHMSC 2017), VOL 1, 2017, : 280 - 283
  • [10] Acceleration and Implementation of Convolutional Neural Network Based on FPGA
    Wang, Enyi
    Qiu, Dehui
    [J]. PROCEEDINGS OF 2019 IEEE 7TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2019), 2019, : 321 - 325