共 50 条
- [1] Implementation of neural network hardware based on a floating point operation in an FPGA [J]. ICMIT 2007: MECHATRONICS, MEMS, AND SMART MATERIALS, PTS 1 AND 2, 2008, 6794
- [2] A Highly Parallel FPGA Implementation of Sparse Neural Network Training [J]. 2018 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2018,
- [3] A Parallel BP Neural Network Based on the FPGA [J]. MEASUREMENT TECHNOLOGY AND ITS APPLICATION, PTS 1 AND 2, 2013, 239-240 : 1541 - +
- [4] Parallel Fixed Point Implementation of a Radial Basis Function Network in an FPGA [J]. SENSORS, 2014, 14 (10) : 18223 - 18243
- [5] FPGA parallel implementation of CMAC type neural network with on chip learning [J]. SACI 2007: 4TH INTERNATIONAL SYMPOSIUM ON APPLIED COMPUTATIONAL INTELLIGENCE AND INFORMATICS, PROCEEDINGS, 2007, : 111 - +
- [7] Neural network implementation on a FPGA [J]. 2002 IEEE AFRICON, VOLS 1 AND 2: ELECTROTECHNOLOGICAL SERVICES FOR AFRICA, 2002, : 337 - 342
- [8] A neural network FPGA implementation [J]. NEUREL 2000: PROCEEDINGS OF THE 5TH SEMINAR ON NEURAL NETWORK APPLICATIONS IN ELECTRICAL ENGINEERING, 2000, : 117 - 120
- [9] Digital Recognition Based on Neural Network and FPGA Implementation [J]. 2017 NINTH INTERNATIONAL CONFERENCE ON INTELLIGENT HUMAN-MACHINE SYSTEMS AND CYBERNETICS (IHMSC 2017), VOL 1, 2017, : 280 - 283
- [10] Acceleration and Implementation of Convolutional Neural Network Based on FPGA [J]. PROCEEDINGS OF 2019 IEEE 7TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2019), 2019, : 321 - 325