PETS: Power and Energy Estimation Tool at System-Level

被引:0
|
作者
Rethinagiri, Santhosh-Kumar [1 ]
Palomar, Oscar [1 ]
Unsal, Osman [1 ]
Cristal, Adrian [1 ]
Ben-Atitallah, Rabie [2 ]
Niar, Smail [2 ]
机构
[1] Barcelona Supercomp Ctr, Barcelona, Spain
[2] Univ Valenciennes, LAMIH, Valenciennes, France
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper, we introduce PETS, a simulation based tool to estimate, analyse and optimize power/energy consumption of an application running on complex state-of-the-art heterogeneous embedded processor based platforms. This tool is integrated with power and energy models in order to support comprehensive design space exploration for low power multicore and heterogeneous multiprocessor platforms such as OMAP, CARMA, Zynq 7000 and Virtex II Pro. Moreover, PETS is equipped with power optimization techniques such as dynamic slack reduction and work load balancing. The development of PETS involves two steps. First step: power model generation. For the power model development, functional-level parameters are used to set up generic power models for the different components of the system. So far, seven power models have been developed for different architectures, starting from the simple low power architecture ARM9 to the very complex DSP TI C64x. Second step: a simulation based virtual platform framework is developed using SystemC IP's and JIT/ISS compilers to accurately grab the activities to estimate power. The accuracy of our proposed tool is evaluated by using a variety of industrial benchmarks. Estimated power and energy values are compared to real board measurements. The power estimation results are less than 4% of error for single core processor, 4.6% for dual-core processor, 5% for quad-core, 6.8% multi-processor based system and effective optimisation of power/energy for the applications
引用
收藏
页码:535 / +
页数:2
相关论文
共 50 条
  • [31] System-level Max Power (SYMPO) - A Systematic Approach for Escalating System-level Power Consumption using Synthetic Benchmarks
    Ganesan, Karthik
    Jo, Jungho
    Bircher, W. Lloyd
    Kaseridis, Dimitris
    Yu, Zhibin
    John, Lizy K.
    PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2010, : 19 - 28
  • [32] Designing Hybrid Energy Storage Systems: A Tool for Teaching System-Level Modeling and Simulation
    Ray, Biswajit
    2014 ASEE ANNUAL CONFERENCE, 2014,
  • [33] Designing Hybrid Energy Storage Systems: A Tool for Teaching System-Level modeling and Simulation
    Ray, Biswajit
    JOURNAL OF ENGINEERING TECHNOLOGY, 2017, 34 (01) : 18 - 27
  • [34] System-Level Modeling of Energy in TLM for Early Validation of Power and Thermal Management
    Bouhadiba, Tayeb
    Moy, Matthieu
    Maraninchi, Florence
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1609 - 1614
  • [35] A STATE BASED FRAMEWORK FOR EFFICIENT SYSTEM-LEVEL POWER ESTIMATION OF OF CUSTUM RECONFIGURABLE CORES
    Ahmadinia, Ali
    Ahmad, Balal
    Arslan, Tughrul
    2008 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2008, : 163 - 166
  • [36] Towards Variation-Aware System-Level Power Estimation of DRAMs: An Empirical Approach
    Chandrasekar, Karthik
    Weis, Christian
    Akesson, Benny
    Wehn, Norbert
    Goossens, Kees
    2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [37] Rapid Estimation of Power-Management Unit Overhead from System-Level Specification
    Macko, Dominik
    2017 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2017, : 9 - 13
  • [38] Power estimation of system-level buses for microprocessor-based architectures: A case study
    Politecnico di Milano, Milano, Italy
    Proc IEEE Int Conf Comput Des VLSI Comput Process, (131-136):
  • [39] Fast and Accurate System-Level Power Estimation Model for FPGA-Based Designs
    Tripathi, Abhishek N.
    Rajawat, Arvind
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (13)
  • [40] Profiling and Online System-Level Performance and Power Estimation for Dynamically Adaptable Embedded Systems
    Mu, Jingqing
    Shankar, Karthik
    Lysecky, Roman
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 12 (03)