PETS: Power and Energy Estimation Tool at System-Level

被引:0
|
作者
Rethinagiri, Santhosh-Kumar [1 ]
Palomar, Oscar [1 ]
Unsal, Osman [1 ]
Cristal, Adrian [1 ]
Ben-Atitallah, Rabie [2 ]
Niar, Smail [2 ]
机构
[1] Barcelona Supercomp Ctr, Barcelona, Spain
[2] Univ Valenciennes, LAMIH, Valenciennes, France
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper, we introduce PETS, a simulation based tool to estimate, analyse and optimize power/energy consumption of an application running on complex state-of-the-art heterogeneous embedded processor based platforms. This tool is integrated with power and energy models in order to support comprehensive design space exploration for low power multicore and heterogeneous multiprocessor platforms such as OMAP, CARMA, Zynq 7000 and Virtex II Pro. Moreover, PETS is equipped with power optimization techniques such as dynamic slack reduction and work load balancing. The development of PETS involves two steps. First step: power model generation. For the power model development, functional-level parameters are used to set up generic power models for the different components of the system. So far, seven power models have been developed for different architectures, starting from the simple low power architecture ARM9 to the very complex DSP TI C64x. Second step: a simulation based virtual platform framework is developed using SystemC IP's and JIT/ISS compilers to accurately grab the activities to estimate power. The accuracy of our proposed tool is evaluated by using a variety of industrial benchmarks. Estimated power and energy values are compared to real board measurements. The power estimation results are less than 4% of error for single core processor, 4.6% for dual-core processor, 5% for quad-core, 6.8% multi-processor based system and effective optimisation of power/energy for the applications
引用
收藏
页码:535 / +
页数:2
相关论文
共 50 条
  • [21] Power estimation for architectural exploration of HW/SW communication on system-level buses
    Fornaciari, W
    Sciuto, D
    Silvano, C
    PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES'99), 1999, : 152 - 156
  • [22] System-level power estimation using SystemC and aspect-oriented programming
    Liu, Feng
    Abbasi, Naeem
    Tan, Qingping
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2010, 97 (09) : 1095 - 1108
  • [23] Boundary Scan as a System-Level Diagnostic Tool
    Ungar, Louis Y.
    2012 IEEE AUTOTESTCON PROCEEDINGS, 2012, : 34 - 38
  • [24] Boundary Scan as a System-Level Diagnostic Tool
    Ungar, Louis Y.
    IEEE INSTRUMENTATION & MEASUREMENT MAGAZINE, 2013, 16 (04) : 8 - 15
  • [25] HOW TO SPOT A SYSTEM-LEVEL DESIGN TOOL
    PRANG, J
    ELECTRONIC DESIGN, 1993, 41 (25) : 66 - 67
  • [26] Unified System-Level Modeling of Intermittent Renewable Energy Sources and Energy Storage for Power System Operation
    Heussen, Kai
    Koch, Stephan
    Ulbig, Andreas
    Andersson, Goeran
    IEEE SYSTEMS JOURNAL, 2012, 6 (01): : 140 - 151
  • [27] SYSTEM-LEVEL POWER - CHOOSING THE RIGHT LEVEL OF INTEGRATION
    GOLDBERG, L
    ELECTRONIC PRODUCTS MAGAZINE, 1995, 37 (10): : 53 - 54
  • [28] System-level power: choosing the right level of integration
    Goldberg, Larry
    Electronic Products (Garden City, New York), 1995, 37 (10): : 53 - 54
  • [29] A Peak Current and Power Pad Count Reduction Tool for System-Level IC Designers
    Wu, Tsung-Yi
    Kao, Tzi-Wei
    Huang, Shi-Yi
    Li, Tai-Lun
    Lin, How-Rern
    ISCE: 2009 IEEE 13TH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, VOLS 1 AND 2, 2009, : 405 - +
  • [30] n A system-level power-estimation methodology based on IP-level modeling, power-level adjustment, and power accumulation
    Onouchi, Masafumi
    Yamada, Tetsuya
    Morikawa, Kimihiro
    Mochizuki, Isamu
    Sekine, Hidetoshi
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 547 - 550