PETS: Power and Energy Estimation Tool at System-Level

被引:0
|
作者
Rethinagiri, Santhosh-Kumar [1 ]
Palomar, Oscar [1 ]
Unsal, Osman [1 ]
Cristal, Adrian [1 ]
Ben-Atitallah, Rabie [2 ]
Niar, Smail [2 ]
机构
[1] Barcelona Supercomp Ctr, Barcelona, Spain
[2] Univ Valenciennes, LAMIH, Valenciennes, France
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper, we introduce PETS, a simulation based tool to estimate, analyse and optimize power/energy consumption of an application running on complex state-of-the-art heterogeneous embedded processor based platforms. This tool is integrated with power and energy models in order to support comprehensive design space exploration for low power multicore and heterogeneous multiprocessor platforms such as OMAP, CARMA, Zynq 7000 and Virtex II Pro. Moreover, PETS is equipped with power optimization techniques such as dynamic slack reduction and work load balancing. The development of PETS involves two steps. First step: power model generation. For the power model development, functional-level parameters are used to set up generic power models for the different components of the system. So far, seven power models have been developed for different architectures, starting from the simple low power architecture ARM9 to the very complex DSP TI C64x. Second step: a simulation based virtual platform framework is developed using SystemC IP's and JIT/ISS compilers to accurately grab the activities to estimate power. The accuracy of our proposed tool is evaluated by using a variety of industrial benchmarks. Estimated power and energy values are compared to real board measurements. The power estimation results are less than 4% of error for single core processor, 4.6% for dual-core processor, 5% for quad-core, 6.8% multi-processor based system and effective optimisation of power/energy for the applications
引用
收藏
页码:535 / +
页数:2
相关论文
共 50 条
  • [1] System-level power estimation and optimization
    Benini, L
    Hodgson, R
    Siegel, P
    1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 173 - 178
  • [2] Early Models for System-level Power Estimation
    Sunwoo, Dam
    Al-Sukhni, Hassan
    Holt, Jim
    Chiou, Derek
    MTV 2007: EIGHTH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION, PROCEEDINGS, 2008, : 8 - +
  • [3] DESSERT: DESign Space ExploRation Tool based on Power and Energy at System-Level
    Rethinagiri, Santhosh Kumar
    Palomar, Oscar
    Cristal, Adrian
    Unsal, Osman
    Swift, Michael M.
    2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 48 - 53
  • [4] System-Level Power and Energy Estimation Methodology for Open Multimedia Applications Platforms
    Kumar Rethinagiri, Santhosh
    Palomar, Oscar
    Moreno, Javier Arias
    Unsal, Osman
    Cristal, Adrian
    Biglari-Abhari, Morteza
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 443 - 450
  • [5] System-level power estimation and optimization - Challenges and perspectives
    Rabaey, JM
    1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 158 - 160
  • [6] Software performance estimation strategies in a system-level design tool
    Bammi, Jwahar R., 2000, IEEE, Los Alamitos
  • [7] PESL: System-Level Estimation of Power-Management Effect on Dynamic Energy Consumption
    Erdelyi, Jaroslav
    Macko, Dominik
    Jelemenska, Katarina
    ELECTRONICS, 2020, 9 (08) : 1 - 13
  • [8] System-Level Airworthiness Tool
    Burke, David A.
    Hall, Charles E., Jr.
    Cook, Stephen P.
    JOURNAL OF AIRCRAFT, 2011, 48 (03): : 777 - 785
  • [9] SYSTEM-LEVEL LEAKAGE POWER ESTIMATION MODEL FOR ASIC DESIGNS
    Tripathi, Abhishek Narayan
    Rajawat, Arvind
    ADVANCES IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2018, 16 (03) : 361 - 366
  • [10] Power monitors: A framework for system-level power estimation using heterogeneous power models
    Bansal, N
    Lahiri, K
    Raghunathan, A
    Chakradhar, ST
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 579 - 585