DNN pruning and mapping on NoC-Based communication infrastructure

被引:15
|
作者
Mirmahaleh, Seyedeh Yasaman Hosseini [1 ]
Rahmani, Amir Masoud [1 ]
机构
[1] Islamic Azad Univ, Sci & Res Branch, Dept Comp Engn, Tehran, Iran
关键词
Deep neural network (DNN); Network on chip (NoC); DNN mapping; Dataflow mapping; Weight and neuron pruning (WNP);
D O I
10.1016/j.mejo.2019.104655
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Machine learning algorithm-based applications have been deployed for supporting the intemet of things (IoT) and web search engines without losing accuracy in order to satisfy human requests. Developments in deep learning-based applications and complexity of machine learning algorithms increase the depth of artificial neural networks (ANN). Increasing depth of neural network (NN) is challenging regarding the delay, energy consumption, learning, and inference speed up. We train a deep neural network (DNN) gradient descent-based method based on two Booth and Matyas standard generating functions. We also propose a method for pruning weights, neurons, and layers of DNNs based on minimal distance error before and after pruning in a range of safety margin error. This paper employs a new elastic dataflow and DNN mapping on the mesh topology for decreasing delay and energy consumption. Simulation results show reducing the delay and energy consumption of training and inference phases by approximately 22.56%-77% and 65.94%-88.54% compared with not employing a DNN pruning.
引用
收藏
页数:12
相关论文
共 50 条
  • [11] A NoC-Based Spatial DNN Inference Accelerator With Memory-Friendly Dataflow
    Zhu, Lingxiao
    Fan, Wenjie
    Dai, Chenyang
    Zhou, Shize
    Xue, Yongqi
    Lu, Zhonghai
    Li, Li
    Fu, Yuxiang
    IEEE DESIGN & TEST, 2023, 40 (06) : 39 - 50
  • [12] Performance assessment of adaptive core mapping for NoC-based architectures
    Kumar, Aruru Sai
    Rao, T. V. K. Hanumantha
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2022, 15 (05) : 395 - 403
  • [13] Combining mapping and partitioning exploration for NoC-based embedded systems
    Le Beux, Sebastien
    Bois, Guy
    Nicolescu, Gabriela
    Bouchebaba, Youcef
    Langevin, Michel
    Paulin, Pierre
    JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (07) : 223 - 232
  • [14] Elastic superposition task mapping for NoC-based reconfigurable systems
    Huang, Chun-Hsian
    Wang, Chien-Yu
    Hsiung, Pao-Ann
    MICROPROCESSORS AND MICROSYSTEMS, 2017, 51 : 297 - 312
  • [15] Exploring the Problems of Placement and Mapping in NoC-based Reconfigurable Systems
    Gomes Filho, Jonas
    Chau, Wang Jiang
    2013 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2013,
  • [16] Secure Communication with Peripherals in NoC-based Many-cores
    Faccenda, Rafael Follmann
    Comaru, Gustavo
    Caimi, Luciano Lores
    Moraes, Fernando Gehm
    2022 35TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2022), 2022,
  • [17] Efficient and Flexible NoC-Based Group Communication for Secure MPSoCs
    Sepulveda, Johanna
    Florez, Daniel
    Gogniat, Guy
    2015 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2015,
  • [18] Heuristics for dynamic task mapping in NoC-based heterogeneous MPSoCs
    Carvalho, Ewerson
    Calazans, Ney
    Moraes, Fernando
    RSP 2007: 18TH IEEE/IFIP INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2007, : 34 - +
  • [19] Cache Coherency Communication Cost in a NoC-based MPSoC Platform
    Girao, Gustavo
    de Oliveira, Bruno Cruz
    Soares, Rodrigo
    Silva, Ivan Saraiva
    SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, 2007, : 288 - 293
  • [20] Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms
    Singh, Amit Kumar
    Srikanthan, Thambipillai
    Kumar, Akash
    Wu Jigang
    JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (07) : 242 - 255