OPC optimization for double dipole lithography and its application on 45nm node with dry exposure

被引:0
|
作者
Park, Se-Jin [1 ]
Seo, Jae-Kyung [1 ]
Li, ChengHe [1 ]
Liu, Daisy [1 ]
An, Petros [1 ]
Kang, Xiao-Hui [2 ]
Guo, Eric [1 ]
机构
[1] Semicond Mfg Int Corp, Shanghai, Peoples R China
[2] Menton Graph, Shanghai, Peoples R China
来源
关键词
double dipole lithography; DDL; double pattern; mask decomposition; sub-design rule assist feature; SRAF; overlay; design for manufacturing;
D O I
10.1117/12.773290
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Various resolution enhancement techniques have been proposed in order to enable optical lithography at low k1 imaging, e.g. alt-PSM (phase shift mask), chromeless phase lithography (CPL), double exposure technique (DET) and double dipole lithography (DDL). In spite of its low throughput in production, DDL technique is a very attractive solution for low k1 process because of the relatively low cost of binary or attenuated phase shift masks, which can be combined with strong dipole illuminations and flexible SRAF rule to enhance the process window. Another attraction of DDL is that dry scanner still can be used for 45nm node instead of expensive immersion lithography process. In this paper, two aspects for DDL application have been focused on. The first one is OPC optimization method for DDL, which includes SRAF optimization, mask decomposition and pixel-based OPC. The whole flow is optimized specifically for DDL to achieve satisfactory pattern results on wafer. The second is the overlay issue. Since two DDL masks are exposed in turn, the overlay variation between two masks becomes dominant factor deteriorating pattern quality. The effect of overlay tolerance is also studied through process window simulation. DDL has been demonstrated to be capable of 45nm node logic with dry scanner. The pattern fidelity and process window of 45nm node SRAM & Random Logic are evaluated for active/gate layer and dark field metal layer.
引用
收藏
页数:8
相关论文
共 50 条
  • [41] Combined mask and illumination scheme optimization for robust contact patterning on 45nm technology node flash memory devices
    Pret, Alessandro Vaglio
    Capetti, Gianfranco
    Bollin, Maddalena
    Cotti, Gina
    De Simone, Danilo
    Cantu, Pietro
    Vaccaro, Alessandro
    Soma, Laura
    [J]. OPTICAL MICROLITHOGRAPHY XXI, PTS 1-3, 2008, 6924 : B9243 - B9243
  • [42] The magnitude of potential exposure tool induced CD and OL errors in the double exposure dipole (DDL) for 65 nm and 45 nm technology nodes
    [J]. The Japan Society of Applied Physics (Institute of Electrical and Electronics Engineers Inc., United States):
  • [43] Illumination and multi-step OPC optimization to enhance process margin of the 65nm node device exposed by dipole illumination
    Choi, SH
    Park, TH
    Kim, ES
    Youn, HJ
    Lee, DY
    Ban, YC
    Je, AY
    Kim, DH
    Hong, JS
    Kim, YH
    Yoo, MH
    Kong, JT
    [J]. Optical Microlithography XVIII, Pts 1-3, 2005, 5754 : 838 - 845
  • [44] A Novel Nanoinjection Lithography (NInL) Technology and Its Application for 16-nm Node Device Fabrication
    Chen, Hou-Yu
    Chen, Chun-Chi
    Hsueh, Fu-Kuo
    Liu, Jan-Tsai
    Shy, Shyi-Long
    Wu, Cheng-San
    Chien, Chao-Hsin
    Hu, Chenming
    Huang, Chien-Chao
    Yang, Fu-Liang
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (11) : 3678 - 3686
  • [45] E-beam direct-write lithography for the 45nm node using the novel STEAG HamaTech single substrate coat-bake-develop ModuTrack
    Berger, L
    Dieckmann, W
    Krauss, C
    Dress, P
    Waldorf, J
    Cheng, CY
    Wei, SL
    Chen, WS
    Kao, M
    Tsai, MJ
    [J]. Emerging Lithographic Technologies IX, Pts 1 and 2, 2005, 5751 : 609 - 618
  • [46] Impact of air-borne NH3 and humidity against wafer-to-wafer CD variation in ArF lithography through 45nm technology node
    Naito, Ryoichiro
    Matsuda, Yoshitaka
    Shioguchi, Masaharu
    Shibata, Tsuyoshi
    [J]. ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXIV, 2007, 6519
  • [47] A 0.314μm2 6T-SRAM cell build with tall triple-gate devices for 45nm node applications using 0.75NA 193nm lithography
    Nackaerts, A
    Ercken, M
    Demuynck, S
    Lauwers, A
    Baerts, C
    Bender, H
    Boulaert, W
    Collaert, N
    Degroote, B
    Delvaux, C
    de Marneffe, JF
    Dixit, A
    De Meyer, K
    Hendrickx, E
    Heylen, N
    Jaenen, P
    Laidler, D
    Locorotondo, S
    Maenhoudt, M
    Moelants, M
    Pollentier, I
    Ronse, K
    Rooyackers, R
    Van Aelst, J
    Vandenberghe, G
    Vandervorst, W
    Vandeweyer, T
    Vanhaelemeersch, S
    Van Hove, M
    Van Olmen, J
    Verhaegen, S
    Versluijs, J
    Vrancken, C
    Wiaux, V
    Jurczak, M
    Bisemans, S
    [J]. IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 269 - 272
  • [48] Optimization of dipole off-axis illumination by 1st-order efficiency method for sub-120 nm node with KrF lithography
    Kim, Seo-Min
    Kim, Sang-Jin
    Bang, Chang-Jin
    Ham, Young-Mog
    Baik, Ki-Ho
    [J]. Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 2000, 39 (12): : 6777 - 6780
  • [49] Optimization of dipole off-axis illumination by 1st-order efficiency method for sub-120 nm node with KrF lithography
    Kim, SM
    Kim, SJ
    Bang, CJ
    Ham, YM
    Baik, KH
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2000, 39 (12B): : 6777 - 6780
  • [50] Complementary dose and geometrical solutions for electron beam direct write lithography proximity effects correction: application for sub-45-nm node product manufacturing
    Manakli, Serdar
    Soonekindt, Christophe
    Pain, Laurent
    Le-Denmat, Jean-Christophe
    Todeschini, Jerome
    Icard, Beatrice
    Minghetti, Blandine
    [J]. JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2007, 6 (03):