The Method for Decoupling the Parasitic Inductance of the Laminated Busbar with SiC MOSFETs in Parallel

被引:0
|
作者
Yu, Shaolin [1 ]
Wang, Jianing [1 ]
Zhang, Xing [1 ]
Liu, Yuanjian [1 ]
Wei, Zhaoyang [1 ]
机构
[1] Hefei Univ Technol, Sch Elect Engn & Automat, Hefei, Peoples R China
关键词
SiC MOSFETs; laminated busbar; parasitic inductance networks; decoupling; the equivalent inductance;
D O I
10.1109/WIPDAASIA51810.2021.9656020
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
Discrete Silicon Carbide (SiC) MOSFETs are usually used in parallel to enhance the current capability for medium and high-power application. However, the rough design of the busbar structure may lead to an asymmetric parasitic inductance of the parallel branches., which can further cause the current imbalance. Thus, a symmetrical busbar design is critical for the parallel application of the discrete SiC MOSFETs. While, mutual coupling between the parallel branches, and with the increase in the parallel devices can lead to a very complicated inductance network. It is not convenient for the prediction of the current balance and estimating the symmetry of the busbar. Based on it, this paper proposes a decoupling method to acquire the equivalent inductance that can easily evaluate the current balance performance. Meanwhile, it can further provide a basis for the busbar structure design. A specific laminated busbar with six devices in parallel in each bridge arm for an electrical vehicle inverter is used as a case study. And the prosed decoupling method is verified by simulation and experimental tests.
引用
收藏
页码:270 / 275
页数:6
相关论文
共 50 条
  • [41] A NOVEL METHOD TO CHARACTERIZE PARASITIC CAPACITANCES IN MOSFETS
    RICCO, B
    VERSARI, R
    ESSENI, D
    IEEE ELECTRON DEVICE LETTERS, 1995, 16 (11) : 485 - 487
  • [42] Characterization of SiC Trench MOSFETs in a Low-Inductance Power Module Package
    Wang, Zhiqiang
    Yang, Fei
    Campbell, Steven L.
    Chinthavali, Madhu
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2019, 55 (04) : 4157 - 4166
  • [43] Research on the Design of Laminated Busbar Based on Discrete Devices in Parallel to the Silicon Carbide Inverter
    Yu S.
    Zhang X.
    Wang J.
    Wu F.
    Wang C.
    Liu Y.
    Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering, 2022, 42 (10): : 3738 - 3750
  • [44] Influence of Parasitic Capacitances on Transient Current Distribution of Paralleled SiC MOSFETs
    Ke, Junji
    Huang, Huazhen
    Sun, Peng
    Abuogo, James
    Zhao, Zhibin
    Cui, Xiang
    2018 1ST WORKSHOP ON WIDE BANDGAP POWER DEVICES AND APPLICATIONS IN ASIA (WIPDA ASIA), 2018,
  • [45] Influence of Parasitic Capacitances on Transient Current Distribution of Paralleled SiC MOSFETs
    Ke, Junji
    Huang, Huazhen
    Sun, Peng
    Abuogo, James
    Zhao, Zhibin
    Cui, Xiang
    2018 1ST WORKSHOP ON WIDE BANDGAP POWER DEVICES AND APPLICATIONS IN ASIA (WIPDA ASIA), 2018, : 88 - +
  • [46] A low-inductance Sectional Busbar for Snuberless Operation of SiC-based EV Traction Inverters
    Srdic, Srdjan
    Zhang, Chi
    Lukic, Srdjan
    2019 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2019, : 6805 - 6809
  • [47] Compact Spatially Symmetric Double-Sided Embedded Packaging Method for Parallel SiC MOSFETs
    Zhu, Mengyu
    Wang, Laili
    Pei, Yunqing
    Yang, Fengtao
    Cheng, Zizhen
    Gao, Kai
    2024 25TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2024,
  • [48] Switching Simulation of SiC High-Power Module with Low Parasitic Inductance
    Yamamoto, Takashi
    Hasegawa, Kohei
    Ishida, Masaaki
    Takao, Kazuto
    2014 INTERNATIONAL POWER ELECTRONICS CONFERENCE (IPEC-HIROSHIMA 2014 - ECCE-ASIA), 2014, : 3707 - 3711
  • [49] Optimization of Parasitic Inductance for Si-SiC Hybrid Power Module Package
    Zhou, Yunyan
    Hu, Juan
    Bao, Jie
    Lu, Sha
    2021 THE 6TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2021), 2021, : 114 - 118
  • [50] A Simple Characterization Method for Parasitic Capacitance Extraction of SiC Power MOSFETs Integrated Half-Bridge Configuration
    Rhee, Jaewon
    Lee, Sanguk
    Kim, Hongseok
    Kim, Jiseong
    Ahn, Seungyoung
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2024, 12 (06) : 5638 - 5647