Fault models and tests for two-port memories

被引：28
|
作者：
van de Goor, AJ [1 ]
Hamdioui, S [1 ]
机构：
[1] Delft Univ Technol, Fac Informat Technol & Syst, Dept Elect Engn, Sect Comp Architecture & Digital Technique, NL-2628 CD Delft, Netherlands
来源：
16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS | 1998年
关键词：
two-port memories; memory fault models; weak faults; march tests; test length; fault coverage;
D O I：
10.1109/VTEST.1998.670898
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper the effects of simultaneous memory access on the fault modeling for two-port memories are investigated. New fault models and their march tests are presented. The obtained tests are of order O(n(2)), which makes them less practical for larger two-port memories. However, the complexity can be reduced to O(n), when the memory topology is taken into account.
引用
收藏
页码：401 / 410
页数：10
相关论文
共 50 条
  • [1] Testing address decoder faults in two-port memories: Fault models, tests, consequences of port restrictions, and test strategy
    Hamdioui, S
    Van De Goor, AJ
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2000, 16 (05): : 487 - 498
  • [2] Testing Address Decoder Faults in Two-Port Memories: Fault Models, Tests, Consequences of Port Restrictions, and Test Strategy
    Said Hamdioui
    Ad J. Van De Goor
    [J]. Journal of Electronic Testing, 2000, 16 : 487 - 498
  • [3] March tests for realistic faults in two-port memories
    Hamdioui, S
    Rodgers, M
    van de Goor, AJ
    Eastwick, D
    [J]. RECORDS OF THE 2000 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, 2000, : 73 - 78
  • [4] Address decoder faults and their tests for two-port memories
    Hamdioui, S
    van de Goor, AJ
    [J]. 1998 INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING - PROCEEDINGS, 1998, : 97 - 103
  • [5] March tests for word-oriented two-port memories
    Hamdioui, Said
    van de Goor, A.J.
    [J]. Proceedings of the Asian Test Symposium, 1999, : 53 - 60
  • [6] Consequences of port restrictions on testing two-port memories
    Hamdioui, S
    van de Goor, AJ
    [J]. INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 63 - 72
  • [7] Consequences of port restrictions on testing address decoder faults in two-port memories
    Hamdioui, S
    van de Goor, AJ
    [J]. SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 340 - 347
  • [8] A transformer as a two-port
    Lychkina, G.P.
    [J]. Elektrichestvo, 1996, (05): : 76 - 77
  • [9] Two-Port Resonance
    Ohira, Takashi
    [J]. IEEE MICROWAVE MAGAZINE, 2017, 18 (04) : 149 - 149
  • [10] Two-Port Network Models for Compliant Rhomboidal Strain Amplifiers
    Schultz, Joshua
    Ueda, Jun
    [J]. IEEE TRANSACTIONS ON ROBOTICS, 2013, 29 (01) : 42 - 54
12345