共 50 条
- [1] March tests for word-oriented memories [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 501 - 508
- [2] Converting march tests for bit-oriented memories into tests for word-oriented memories [J]. 1998 INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING - PROCEEDINGS, 1998, : 46 - 52
- [4] March tests for realistic faults in two-port memories [J]. RECORDS OF THE 2000 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, 2000, : 73 - 78
- [5] Tests for word-oriented content addressable memories [J]. PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 151 - 156
- [6] Fault models and tests for two-port memories [J]. 16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 401 - 410
- [7] A programmable memory built-in self-test scheme for applying march tests to word-oriented memories [J]. ICEMI 2005: CONFERENCE PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL 1, 2005, : 48 - 53
- [8] Address decoder faults and their tests for two-port memories [J]. 1998 INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING - PROCEEDINGS, 1998, : 97 - 103
- [9] Test and diagnosis of word-oriented multiport memories [J]. 21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 248 - 253
- [10] Detecting intra-word faults in word-oriented memories [J]. 21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 241 - 247