Recursive Least Squares Adaptive Digital Background Calibration of Analog-to-Digital Converters

被引：0
|
作者：
Lin, CaiShao [1 ]
Wu, ZhaoHui [1 ]
Li, Bin [1 ]
Wu, HaiJun [1 ,2 ]
机构：
[1] South China Univ Technol, Sch Elect & Informat Engn, Guangzhou 510640, Guangdong, Peoples R China
[2] Guangzhou Runxin Informat & Technol CO Ltd, Guangzhou 510663, Guangdong, Peoples R China
来源：
2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC) | 2013年
关键词：
RLS algorithm; analog-digital conversion (ADC); digital background calibration; ADC;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper proposes an adaptive digital background error-correction technique to calibrate analog-to-digital converters (ADCs). The new approach combines an adaptive recursive-least-squares (RLS) algorithm-based FIR filter and an accurate reference ADC. Matlab simulation indicates that the proposed RLS filter is sufficient to remove the effect of large differential and integral nonlinearities resulting from component errors including capacitor mismatch, finite op-amp gain, op-amp offset and sampling-switch-induced offset. With a 100MHz sinusoidal input, the ENOB can be increased from 8.56bit to 15.55bit, the peak SNR can be increased from 53.29dB to 59.35dB and the SFDR can be increased from 56.52dB to 119.26dB.
引用
收藏
页数：2
相关论文
共 50 条
  • [11] A statistical background calibration technique for flash analog-to-digital converters
    Huang, CC
    Wu, JT
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 125 - 128
  • [12] A background comparator calibration technique for flash analog-to-digital converters
    Huang, CC
    Wu, JT
    2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation & Test (VLSI-TSA-DAT), Proceedings of Technical Papers, 2005, : 311 - 314
  • [13] On external calibration of analog-to-digital converters
    Lundin, H
    Skoglund, M
    Händel, P
    2001 IEEE WORKSHOP ON STATISTICAL SIGNAL PROCESSING PROCEEDINGS, 2001, : 377 - 380
  • [14] An analog background calibration technique for time-interleaved analog-to-digital converters
    Dyer, KC
    Fu, DH
    Lewis, SH
    Hurst, PJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) : 1912 - 1919
  • [15] A digital calibration technique for pipelined analog-to-digital converters
    Furuta, M
    Kawahito, S
    Miyazaki, D
    IMTC 2002: PROCEEDINGS OF THE 19TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 & 2, 2002, : 713 - 717
  • [16] Efficient Digital Background Calibration of Time-Interleaved Pipeline Analog-to-Digital Converters
    Centurelli, Francesco
    Monsurro, Pietro
    Trifiletti, Alessandro
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (07) : 1373 - 1383
  • [17] Comprehensive Background Calibration of Time-Interleaved Analog-to-Digital Converters
    Xu, Benwei
    Chiu, Yun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (05) : 1306 - 1314
  • [18] Recent Advances in Digital-Domain Background Calibration Techniques for Multistep Analog-to-Digital Converters
    Chiu, Yun
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1897 - 1900
  • [19] Digital Calibration and Correction Methods for CMOS Analog-to-Digital Converters
    Dosho, Shiro
    IEICE TRANSACTIONS ON ELECTRONICS, 2012, E95C (04): : 421 - 431
  • [20] Real-Time Digital Background Calibration Technology for Integral Nonlinearity of Analog-to-Digital Converters
    Zhao, Yu
    Chen, Jinghao
    Meng, Jie
    Ye, Peng
    Yang, Kuojun
    Huang, Wuhuang
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2025, 74
12345